skip to main content
10.1145/2684746.2689084acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
short-paper

Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow

Published:22 February 2015Publication History

ABSTRACT

This paper describes a step by step approach in designing wireless physical layer modules starting from a software implementation in MATLAB to a hardware implementation using Xilinx SysGen and ModelSim. The described design flow promotes baseband physical layer research by providing high flexibility and speed to the process of module creation verification and deployment. The novelty introduced into our system lies within the flexible components created using this design flow, which enables on-the-fly modification of multiple parameters to suit various wireless protocols.

References

  1. Matlab Communications System Toolbox. http://www.mathworks.com/products/communications/.Google ScholarGoogle Scholar
  2. LabView Tools: IP for Software Designed Instruments. https://decibel.ni.com/content/docs/DOC-29613.Google ScholarGoogle Scholar
  3. "Rice University WARP - Wireless Open-Access Research Platform (WARP)." http://warp.rice.edu.Google ScholarGoogle Scholar
  4. GNU Radio Overview. http://gnuradio.org/redmine/projects/gnuradio.Google ScholarGoogle Scholar
  5. Xilinx Comprehensive Baseband Solutions. http://www.xilinx.com/applications/wireless-communications/baseband/index.htm.Google ScholarGoogle Scholar
  6. Xilinx Wireless IP, Reference Designs. http://www.xilinx.com/esp/wireless/.Google ScholarGoogle Scholar
  7. Altera Software Defined Radio. http://www.altera.com/end-markets/wireless/advanced-dsp/sdr/wir-sdr.html.Google ScholarGoogle Scholar
  8. ModelSim-Altera Edition Software. http://www.altera.com/products/software/quartus-ii/modelsim/qts-modelsim-index.html.Google ScholarGoogle Scholar
  9. ModelSim: ASIC and FPGA design. http://www.mentor.com/products/fv/modelsim/.Google ScholarGoogle Scholar
  10. Matlab HDL Verifier. http://www.mathworks.com/products/hdl-verifier/.Google ScholarGoogle Scholar
  11. Parallel Application from Rapid Simulation. http://www.sundancedsp.com/development-tools/pars.Google ScholarGoogle Scholar
  12. J. Chacko, C. Sahin, D. Nguyen, D. Pfeil, N. Kandasamy, and K. Dandekar. Fpga-based latency-insensitive ofdm pipeline for wireless research. In High Performance Extreme Computing Conference (HPEC '14). 19th Annual HPEC Conference, Sept 2014.Google ScholarGoogle ScholarCross RefCross Ref
  13. B. Shishkin, D. Pfeil, D. Nguyen, K. Wanuga, J. Chacko, J. Johnson, N. Kandasamy, T. Kurzweg, and K. Dandekar. Sdc testbed: Software defined communications testbed for wireless radio and optical networking. In Modeling and Optimization in Mobile, Ad Hoc and Wireless Networks (WiOpt), 2011 International Symposium on, pages 300--306, May 2011.Google ScholarGoogle Scholar
  14. K. Tan et al. Sora: high performance software radio using general purpose multi-core processors. In Proc. USENIX Symp. Networked Systems Design & Implementation (NSDI), pages 75--90, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
        February 2015
        292 pages
        ISBN:9781450333153
        DOI:10.1145/2684746

        Copyright © 2015 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 22 February 2015

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • short-paper

        Acceptance Rates

        FPGA '15 Paper Acceptance Rate20of102submissions,20%Overall Acceptance Rate125of627submissions,20%

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader