Mohamed Amine Bounouar
ABSTRACT
Single Electron Transistors have the potential to be a very promising candidate for future computing architectures due to their low voltage operation and low power consumption. In this paper, we present a family of digital logic cells based on double gate metallic SET working at room temperature. An evaluation of the performances characteristics in terms of power consumption and delay is detailed.
- Greenpeace International, "How dirty is your data? A Look at the Energy Choices That Power Cloud Computing," http://www.greenpeace.org/international/Global/international/publications/climate/2011/Cool%20IT/dirty-data-report-greenpeace.pdf.Google Scholar
- R. Hartenstin "Aiming at the Natural Equilibrium of Planet Earth Requires to Reinvent Computing," Keynote ISCAS conference, 2011.Google Scholar
- ITRS 2010 Edition, Process Integration, Devices & Structures, http://www.itrs.net.Google Scholar
- A. Beaumont, C. Dubuc, J. Beauvais, D. Drouin, "Room temperature single electron transistor with on-state current enhanced by the surface gate," IEEE Electron Device Letters 30, pp. 766--768 (2009).Google ScholarCross Ref
- C. Dubuc, J. Beauvais, D. Drouin, "A nanodamascene process for advanced single-electron transistor fabrication," IEEE Trans. Nanotechnol., vol. 7, no. 1, pp. 68--73, Jan. 2008. Google ScholarDigital Library
- K. Likharev, "Single-Electron Devices and Their Applications," Proc. IEEE, Vol. 87, No. 4, pp. 606--632, 1999.Google ScholarCross Ref
- M. A. Bounouar, F. Calmon, A. Beaumont, M. Guilmain, W. Xuan, S. Ecoffey, D. Drouin, "Single Electron Transistor Analytical Model for Hybrid Circuit Design," proc. of IEEE -- NEWCAS conference, pp. 506--509, 2011.Google Scholar
- C. Dubuc, A. Beaumont, J. Beauvais, D. Drouin, "Current conduction models in high temperature single electron transistor," Solid State Electronics 53, pp. 478--482 (2009).Google ScholarCross Ref
- S. Mahapatra et al. "Analytical Modeling of Single Electron Transistor (SET) for Hybrid CMOS-SET Analog IC Design," IEEE Trans. Elec. Dev., vol. 51, no. 11, pp. 1772--1782, 2004.Google ScholarCross Ref
- J. R. Ticker, "Complementary digital logic based on the "Coulomb blockade," J. Appl. Phys., vol. 72, no. 9, pp. 4399--4413, Nov. 1992.Google ScholarCross Ref
- M. A. Bounouar, A. Beaumont, F. Calmon, D. Drouin, "On the Use of Nanoelectronic Logic Cells Based on Metallic Single Electron Transistors." proc. of IEEE -- ULIS conference, 2012.Google Scholar
- H. Inokawa et al. "A Compact Analytical Model for Asymmetric Single-Electron Transistors," IEEE Trans. Elec. Dev., Vol. 50, No. 2, pp. 455--461, 2003.Google ScholarCross Ref
- S. M. Sze, "Physics of semiconductor devices," 2nd ed. New York: Wiley, p. 497, 1981.Google Scholar
- D. Griveau, S. Ecoffey, R. P. Mahendra, M. A. Bounouar, F. Calmon, D. Drouin, "CMOS-Like Single Electron Transistor-Based One Bit Full Adder," proc. of IEEE -- ULIS conference, 2012.Google Scholar
- C. Gerousis, S. M. Goodnick, W. Porod, "Nanoelectronic Singleelectron Transistor Circuits and Architectures," International Journal of Circuit Theory and Applications., vol. 32, pp. 323--538, 2004. Google ScholarDigital Library
- A. Venkataratnam, A. K. Goel, "Design and simulation of logic circuits with hybrid architectures of singleelectron transistors and conventional MOS devices at room temperature," Microelectronics Journal 39 (2008) 1461--1468. Google ScholarDigital Library
- S. Ecoffey, J-F. Morissette, N. Jedidi, M. Guilmain, C. Nauenheim, D. Drouin, "Ultrathin Titanium Passive Devices Fabrication," Proc. of IEEE -- Nanotechnology conference, 2011.Google Scholar
Index Terms
- Room temperature double gate single electron transistor based standard cell library
Recommendations
Fabrication and Characterization of Sidewall Defined Silicon-on-Insulator Single-Electron Transistor
We reported the fabrication and characterization of a new type of silicon-on-insulator (SOI) single-electron transistor utilizing usual CMOS sidewall gate structures. We used oxide sidewall spacer layers as well as two poly-Si finger gates on an SOI ...
Reducing transistor count in clocked standard cells with ambipolar double-gate FETs
NANOARCH '10: Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale ArchitecturesThis paper presents a set of circuit design approaches to achieve clocked standard logic cell functions with ambipolar double-gate devices such as the Double Gate Carbon Nanotube FET (DG-CNTFET). The cells presented in this work use the infield ...
A modified macro model approach for SPICE based simulation of single electron transistor
A new macro model of single electron transistor (SET) for SPICE based simulation of SET circuits is proposed. Two voltage controlled current sources and some scaling factors are incorporated in the existing model to derive our model. The V---I ...
Comments