B. G. Arsintescu
ABSTRACT
The problem of designing complex analog circuits is attacke dusing a hier archic altop-down, constr aint-driven design methodolo gy. In this methodolo gy, constraints are prop agate dautomatically from high-level specific ationsto physic aldesign through a sequence of gradual transformations. Constraint tr ansformation is a critic al step in the methodolo gy, sinc e it determines in lar ge p art the degree to which specific ations are met. In this pap er we describ e how constr ainttransformations can be efficiently carrie d out using hier ar chic al parameter modeling and constr aine d optimization techniques. The process supp orts c omplexhigh-level sp ecific ation handling and accounts for second-order effects, such as inter connect parasitics and mismatches. The suitability of the appr oachis demonstrate d through an 4th order active filter test case.
- 1.E. Malavasi, E. Charbon, E. Felt, and A. L. Sangiovanni-Vincentelli. Automation of IC layout with analog constraints. IEEE Trans. on Computer Aided Design, CAD-15(8):923-942, August 1996. Google Scholar
Digital Library
- 2.H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni- Vincentelli, and I. Vassiliou. A Top-down, Constraint- Driven Design Methodology for Analog Integrated Circuits. Kluwer Academic Publ., Boston, MA, 1996.Google Scholar
- 3.C.A. Makris and C. Toumazou. Analog IC Design: Part II. Automated Circuit Correction by Qualitative Reasoning. IEEE Trans. on Computer Aided Design, CAD-14(2):239-254, February 1995. Google ScholarDigital Library
- 4.J. de. Kleer. How circuits work. In Qualitative Reasoning About Physical Systems. D. G. Bobrow Ed., Elsevier Science Pub. B.V. (North-Holland), 1985.Google Scholar
- 5.N.R. Dhanwada and R. Vemuri. Constraint allocation in analog system synthesis. In VLSI '98, Chennai, India, to appear, January 1998. Google ScholarDigital Library
- 6.I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Miliozzi, and A. L. Sangiovanni-Vincentelli. A video driver system designed using a top-down, constraint-driven methodology. In Proc. IEEE International Conference on Computer Aided Design, pages 463-468, November 1996. Google ScholarDigital Library
- 7.H. Chang, E. Felt, and A. L. Sangiovanni-Vincentelli. Top-down, constraint-driven design methodology based generation of a second order E-A A/D converter. In Proc. IEEE Custom Integrated Circuit Conference, pages 533-536, May 1995.Google ScholarCross Ref
- 8.U. Choudhury and A. L. Sangiovanni-Vincentelli. Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits. IEEE Trans. on Computer Aided Design, CAD- 12(2):208-224, February 1993.Google ScholarDigital Library
- 9.G. Gad-E1-Karim and R. S. Gyurcsik. Use of performance sensitivities in analog cell layout. In Proc. IEEE International Symposium on Circuits and $ysterns, pages 2008-2011, June 1991.Google Scholar
- 10.B.G. Arsintescu and R. Otten. Constraints space management for the layout of analog ICs. In Proc. Design Automation ~4 Test in Europe, 1998. Google ScholarDigital Library
- 11.E. Charbon, P. Miliozzi, E. Malavasi, and A. L. Sangiovanni-Vincentelli. Generalized constraint generation in the presence of non-deterministic parasitics. In Proc. IEEE International Conference on Computer AidedDesign, pages 187-192, November 1996. Google ScholarDigital Library
- 12.J. Silva-Martinez, M. Steyaert, and W. Sansen. High. Performance CMOS Continuous- Time Filters. Kluwer Academic Publ., Boston, MA, 1993.Google ScholarCross Ref
Index Terms
- General AC constraint transformation for analog ICs
Comments