Raphael A. C. Viera
ABSTRACT
This paper presents a more comprehensive approach for the design of single-bit single-loop sigma-delta modulators, either in continuous or discrete-time domain. The approach is based on SNR and MSA data graphics generated for second-, third- and fourth-order modulators. The simulated data is obtained within a Matlab/Simulink® environment and is valid for a particular topology. The data graphics help the designer to exploit the performance of the topology as they provide insight of how the SNR and MSA are affected when more aggressive noise transfer functions are synthesized. A case study that compares second- and third-order modulators, designed for a given application, is analyzed to find the more efficient architecture in terms of circuit complexity and robustness against non-idealities.
- Franco Maloberti. Data Converters. Springer, 2007. Google Scholar
Digital Library
- Richard Schreier and Gabor C. Temes. Understanding delta-sigma data converters. IEEE Press Wiley, Piscataway, NJ Hoboken, N.J. Chichester, 2005.Google Scholar
- Lars Risbo and John Aasted Sorensen. Sigma-Delta Modulators - Stability Analysis and Optimization. PhD thesis, 1995.Google Scholar
- Lucien Breems and Johan H. Huijsing. Continuous Time Sigma Delta Modulation for A/d Conversion in Radio Receivers. Springer, 1st edition, August 2001.Google Scholar
- R. Schreier. An empirical study of high-order single-bit delta-sigma modulators. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 40(8):461--466, Aug 1993.Google Scholar
- S. Pavan and P. Sankar. Power reduction in continuous-time delta-sigma modulators using the assisted opamp technique. Solid-State Circuits, IEEE Journal of, 45(7):1365--1379, July 2010.Google Scholar
- H. Zare-Hoseini, I. Kale, and C. S. M. Richard. A low-power continuous-time sd modulator for electret microphone applications. In Solid State Circuits Conference (A-SSCC), 2010 IEEE Asian, pages 1--4, Nov 2010.Google ScholarCross Ref
- Wen-Lin Yang, Wen-Hung Hsieh, and Chung-Chih Hung. A third-order continuous-time sigma-delta modulator for bluetooth. In VLSI Design, Automation and Test, 2009. VLSI-DAT '09. International Symposium on, pages 247--250, April 2009.Google ScholarCross Ref
- B. M. Putter. Sigma; delta; adc with finite impulse response feedback dac. In Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, pages 76--77 Vol.1, Feb 2004.Google ScholarCross Ref
- M. Anderson and L. Sundstrom. Design and measurement of a ct Δσ adc with switched-capacitor switched-resistor feedback. Solid-State Circuits, IEEE Journal of, 44(2):473--483, Feb 2009.Google Scholar
- F. Cannillo, E. Prefasi, L. Hernandez, E. Pun, F. Yazicioglu, and C. Van Hoof. 1.4v 13 mw 83db dr ct- sd; modulator with dual-slope quantizer and pwm dac for biopotential signal acquisition. In ESSCIRC (ESSCIRC), 2011 Proceedings of the, pages 267--270, Sept 2011.Google ScholarCross Ref
- B. R. Jose, J. Mathew, P. Mythili, and D. K. Pradhan. A triple-mode feed-forward sigma-delta modulator design for gsm / wcdma / wlan applications. In SOC Conference, 2007 IEEE International, pages 309--312, Sept 2007.Google ScholarCross Ref
- F. Gerfers and M. Ortmanns. Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations. Springer Series in Advanced Microelectronics. Springer Berlin Heidelberg, 2010.Google Scholar
- F. Medeiro, B. Perez-Verdu, A. Rodriguez Vazquez, and J. L. Huertas. Modeling opamp-induced harmonic distortion for switched-capacitor sigma; delta; modulator design. In Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on, volume 5, pages 445--448 vol.5, May 1994.Google Scholar
- A. M. Durham, J. B. Hughes, and W. Redman-White. Circuit architectures for high linearity monolithic continuous-time filtering. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 39(9):651--657, Sep 1992.Google Scholar
Index Terms
- System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics
Recommendations
System-Level Design of a Reconfigurable CT SD Modulator for Multi-Standard Wireless Applications
SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems DesignThis paper reports the system-level design of a reconfigurable continuous-time sigma-delta modulator that is capable to perform the analog-to-digital conversion for GSM, LTE5 and WLAN wireless standards. The modulator architecture consists of a third-...
4GHz continuous-time bandpass delta-sigma modulator for directly high IF A/D conversion
SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems designWe present in this article a fourth-order integrated LC bandpass Delta-Sigma modulator for direct conversion of high intermediate frequencies. It is designed in a 0.25 μm BiCMOS SiGe:C process from STMicroelectronics. The modulator is able to direct ...
A selectable-bandwidth 3.5 mW, 0.03 mm2 self-oscillating Sigma Delta modulator with 71 dB dynamic range at 5 MHz and 65 dB at 10 MHz bandwidth
In this paper we present a dual-mode third-order continuous time $$\Upsigma\Updelta$$ modulator that combines noise-shaping and pulse-width-modulation (PWM). In our 0.18 μm CMOS prototype chip the clock frequency equals 1 GHz, but the PWM carrier is only around 125 MHz. By ...
Comments