D. Van Campenhout
J. P. Hayes
T. Mudge
Skip Abstract Section
Abstract
A design verification methodology for microprocessor hardware based on modeling design errors and generating simulation vectors for the modeled errors via physical fault testing techniques is presented. We have systematically collected design error data from a number of microprocessor design projects. The error data is used to derive error models suitable for design verification testing. A class of basic error models is identified and shown to yield tests that provide good coverage of common error types. To improve coverage for more complex errors, a new class of conditional error models is introduced. An experiment to evaluate the effectiveness of our methodology is presented. Single actual design errors are injected into a correct design, and it is determined if the methodology will generate a test that detects the actual errors. The experiment has been conducted for two microprocessor designs and the results indicate that very high coverage of actual design errors can be obtained with test sets that are complete for a small number of synthetic error models.
- ABADIR, M. S., FERGUSON, J., AND KIRKLAND, T.E. 1988. Logic design verification via test generation. IEEE Trans. Computer-Aided Des. 7, 1 (Jan.), 138-148.Google Scholar
- AHARON, A., ET AL. 1991. Verification of the IBM RISC System/6000 by dynamic biased pseudo-random test program generator. IBM Syst. J. 30, 4, 527-538. Google Scholar
- AL-ASAAD, H., AND HAYES, J.P. 1995. Design verification via simulation and automatic test pattern generation. In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press, Los Alamitos, CA, 174-180. Google Scholar
- AL-ASAAD, H., VAN CAMPENHOUT, D., HAYES, J. P., MUDGE, T., AND BROWN, R. B. 1997. High-level design verification of microprocessors via error modeling. In Digest of the IEEE High-Level Design Validation and Test Workshop. IEEE Computer Society Press, Los Alamitos, CA, 194-201.Google Scholar
- AL HAYEK, G., AND ROBACH, C. 1996. From specification validation to hardware testing: A unified method. In Proceedings of the IEEE International Test Conference. IEEE Computer Society Press, Los Alamitos, CA, 885-893. Google Scholar
- BHATTACHARYA, D., AND HAYES, J.P. 1985. High-Level test generation using bus faults. In Digest of the 15th International Symposium on Fault-Tolerant Computing. IEEE, New York, 65-70.Google Scholar
- BEIZER, B. 1990. Software Testing Techniques. Van Nostrand Reinhold, New York, 2nd ed. Google Scholar
- BRGLEZ, F., AND FUJIWARA, H. 1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In Proceedings of the IEEE Symposium on Circuits and Systems. IEEE Computer Society Press, Los Alamitos, CA, 695-698.Google Scholar
- BROWN, R., ET AL. 1996. Complementary GaAs technology as a GHz microprocessor. In Technical Digest of the GaAs IC Symposium. IEEE Piscataway, NJ, 313-316.Google Scholar
- CADENCE DESIGN SYSTEMS, INC. 1994. Verilog-XL Reference Manual. Cadence Design Systems, Inc.Google Scholar
- CASAUBIEILH, F., ET AL. 1996. Functional verification methodology of Chameleon processor. In Proceedings of the 33rd Design Automation Conference. ACM, New York, 421-426. Google Scholar
- CEDERQVIST, P., ET AL. 1995. Version management with CVS. Signum Support AB, Linkoping, Sweden.Google Scholar
- CHANDRA, A. K., ET AL. 1995. AVPGEN--A test generator for architecture verification. IEEE Trans. VSLI Syst. 3, (June), 188-200. Google Scholar
- COLWELL, R. P., AND LETHIN, R.J. 1994. Latent design faults in the development of the Multiflow TRACE/200. IEEE Trans. Reliabil. 43, 4 (Dec.), 557-565.Google Scholar
- DEMILLO, R. A., LIPTON, R. J., AND SAYWARD, F.G. 1978. Hints on test data selection: Help for the practicing programmer. IEEE Comput. (Apr.), 34-41.Google Scholar
- DEVADAS, S., GHOSH, A., AND KEUTZER, K. 1996. Observability-based code coverage metric for functional simulation. In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press, Los Alamitos, CA, 418-425. Google Scholar
- GANAPATHY, G., ET AL. 1996. Hardware emulation for functional verification of K5. In Proceedings of the Design Automation Conference. ACM, New York, 315-318. Google Scholar
- HANSEN, M. C., AND HAYES, J.P. 1995. High-level test generation using physically induced faults. In Proceedings of the VLSI Test Symposium. IEEE Computer Society Press, 20-28. Google Scholar
- HENNESSY, g., AND PATTERSON, D. 1990. Computer Architecture: A Quantitative Approach. Morgan-Kaufmann, San Francisco, CA. Google Scholar
- HOSSEINI, A., MAVROIDIS, D., AND KONAS, P. 1996. Code generation and analysis for the functional verification of microprocessors. In Proceedings of the Design Automation Conference. ACM, New York, 305-310. Google Scholar
- INTEL CORPORATION. 1998. Pentium Processor Specification Update. Available from http:// www.intel.com.Google Scholar
- KANTROWITZ, M., AND NOACK, L. M. 1996. I'm done simulating; Now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor. In Proceedings of the Design Automation Conference. Los Alamitos, CA, 325-330. Google Scholar
- KIM, H. 1996. C880 high-level Verilog description. Internal Report. Univ. Michigan, Ann Arbor, MI.Google Scholar
- KING, K. N., AND OFFUTT, A. J. 1991. A Fortran language system for mutation-based software testing. Softw. Pract. Exp. 21, 685-718. Google Scholar
- KUMAR, g.1997. Prototyping and M68060 for concurrent verification. IEEE Des. Test 14, 1, 34-41. Google Scholar
- MIPS TECHNOLOGIES, INC. 1994. MIPS R4OOOPC/SC Errata, Processor Revision 2.2 and 3.0. (May).Google Scholar
- OFFUTT, A. J., ROTHERMEL, G., UNTCH, R. H., AND ZAPF, C. 1996. An experimental determination of sufficient mutant operators. ACM Trans. Softw. Eng. Meth. 5, 2 (Apr.), 99-118. Google Scholar
- PALNITKAR, S., SAGGURTI, P., AND KUANG, S.-H. 1994. Finite state machine trace analysis program. In Proceedings of the International Verilog HDL Conference. IEEE Computer Science Press, Los Alamitos, CA, 52-57.Google Scholar
- POSTIFF, M. 1996. LC-2 Programmer's Reference Manual, rev. 3.1. Univ. Michigan, Ann Arbor, MI.Google Scholar
- TEXAS INSTRUMENTS. 1988. The TTL Logic Data Book. Texas Instruments, Dallas, TX.Google Scholar
- WOODWARD, M.R. 1993. Mutation testing--Its origin and evolution. Inf. Softw. Tech. 35, (Mar.). 163-169.Google Scholar
- YOELI, M., ED. 1990. Formal Verification of Hardware Design. IEEE Computer Society Press, Los Alamitos, CA. Google Scholar
Index Terms
- High-level design verification of microprocessors via error modeling
Recommendations
Design verification via simulation and automatic test pattern generation
ICCAD '95: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided designWe present a simulation-based method for combinational design verification that aims at complete coverage of specified design errors using conventional ATPG tools. The error models used in prior research are examined and reduced to four types: gate ...
Comments