Bernard N. Sheehan
- 1.A. Odabasioglu, M. Celik, L. T. Pileggi, "PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm," 34th DAC, pp. 58-65, 1997 Google Scholar
Digital Library
- 2.L. Rohrer and L. Pillage, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. Computer Aided Design, vol. 9, pp. 352-66, 1990.Google ScholarCross Ref
- 3.P. Feldmann and R. W. Freund, "Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm," 32nd DAC, pp. 474-79, 1995. Google ScholarDigital Library
- 4.M. Silveira, M. Kamon, I. Elfadel and J. White, "A Coordinate-Transformed Arnoldi Algorithm for Generating Guaranteed Stable Reduced-Order Models of RLC Circuits," 33rd DAC, pp. 288-94, 1996. Google ScholarDigital Library
- 5.K. Kerns, I. Wemple, A. Yang, "Stable and Efficient Reduction of Substrate Model Networks Using Congruence Transforms," ICCAD 1995, pp. 207-14. Google ScholarDigital Library
- 6.R. W. Freund and P. Feldmann, "Reduced-Order Modelling of Large Passive Linear Circuits by Means of the SyPVL Algorithm," 33rd DAC, pp. 280-87, 1996. Google ScholarDigital Library
- 7.K. L. Shepard, V. Narayanan, P. C. Elmendorf, G. Zheng, "Global Harmony: Coupled Noise Analysis for Full-Chip RC Interconnect Networks", 34th DAC, pp. 139-46, 1997. Google ScholarDigital Library
- 8.B. Sheehan, "Projective Convolution: RLC Model- Order Reduction Using the Impulse Response", DATE 99, 1999. Google ScholarDigital Library
- 9.C. Ratzlaff and L. Pillage, "RICE: Rapid Interconnect Circuit Evaluation Using AWE," IEEE Trans. CAD, vol. 13, pp. 763-76, 1994.Google ScholarDigital Library
- 10.A. George and J. W-H Liu. Computer Solution of Large Sparse Positive Definite Systems. Prentice-Hall, New Jersey, 1981. Google ScholarDigital Library
- 11.E. A. Guillemin, Synthesis of Passive Networks, John Wiley and Sons, 1957.Google Scholar
Index Terms
- ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization
Recommendations
Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThis work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Impact of channel length, gate insulator thickness, gate insulator material, and temperature on the performance of nanoscale FETs
Aggressive technology scaling as per Moore's law has led to elevated power dissipation levels owing to an exponential increase in subthreshold leakage power. Short channel effects (SCEs) due to channel length reduction, gate insulator thickness change, ...
3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects
This paper presents a detailed study of the response of a new structure namely, high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual material bottom gate, towards various short channel effects, namely, drain-induced ...
Comments