Hui-Ru Jiang
- 1.H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison- Wesley Pub. Company Inc., 1990.Google Scholar
- 2.C.-P. Chen, Y.-W. Chang and D. F. Wong, "Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation," P~vc. DAC, pp. 405- 408, June 1996. Google ScholarDigital Library
- 3.C.-P. Chen, C. C. N. Chu and D. F. Wong, "Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation," P~vc. ICCAD, pp. 617-624, Nov. 1998. Google ScholarDigital Library
- 4.D.-S. Chen and M. Sarrafzadeh, "An Exact Algorithm for Low Power Library- Specific Gate Re-Sizing," P~vc. DAC, June 1996. Google ScholarDigital Library
- 5.L.O. Chua, C. A. Desoer and E. S. Kuh, Linear and Nonlinear Circuits, McGraw- Hill Book Company, 1987.Google Scholar
- 6.A. Devgan, "Efficient Coupled Noise Estimation for On-Chip Interconnects," P~vc. ICCAD, pp. 147-151,Nov. 1997. Google ScholarDigital Library
- 7.W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wide Band Amplifiers," J. Applied Physics, 19(1), 1948.Google ScholarCross Ref
- 8.F. S. Hillier and G. J. Lieberman, Int~vduction to Operations Research, 5th ed., McGraw-Hill Publishing, 1990. Google ScholarDigital Library
- 9.M. Marek-Sadowska, "Impact of Deep Sub-micron Technologies on Physical Design," Lecture notes and Private Communication, Aug. 1998.Google Scholar
- 10.Y. Massoud, S. Majors, T. Bustami and J. White, "Layout Techniques for Minimizing On-Chip Interconnect Self Inductance," P~vc. DAC, pp. 566-571, June 1998. Google ScholarDigital Library
- 11.M. Nemani and F. N. Najm, "High-Level Area and Power Estimation for VLSI Circuits," P~vc. ICCAD, pp. 114-119, Nov. 1997. Google ScholarDigital Library
- 12.J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice-Hall, Inc., 1996. Google ScholarDigital Library
- 13.K. L. Shepard, "Design Methodologies for Noise in Digital Integrated Circuits," P1vc. DAC, pp. 94-99, June 1998. Google ScholarDigital Library
- 14.H.-P. Tseng, L. Scheffer, and C. Sechen, "Timing and Crosstalk Driven Area Routing," P1vc. DAC, pp. 378-381, June 1998. Google ScholarDigital Library
- 15.A. Vittal and M. Merek-Sadowska, "Crosstalk Reduction for VLSI," IEEE Trans. CAD, pp. 290-298, Vol. 16, No. 3, Mar. 1997. Google ScholarDigital Library
- 16.W. L. Winston, Operations Research: Applications and Algorithms, 3rd ed., Int Thomson Publishing, 1994.Google Scholar
- 17.T. Xue, E. S. Kuh and D. Wang, "Post Global Routing Crosstalk Risk Estimation and Reduction," P1vc. ICCAD, pp. 302-309, Nov. 1996. Google ScholarDigital Library
Index Terms
- Noise-constrained performance optimization by simultaneous gate and wire sizing based on Lagrangian relaxation
Recommendations
Successive Lagrangian relaxation algorithm for nonconvex quadratic optimization
Optimization problems whose objective function and constraints are quadratic polynomials are called quadratically constrained quadratic programs (QCQPs). QCQPs are NP-hard in general and are important in optimization theory and practice. There have been ...
Fast and efficient lagrangian relaxation-based discrete gate sizing
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeDiscrete gate sizing has attracted a lot of attention recently as the EDA industry faces the challenge of optimizing large standard cell-based circuits. The discreteness of the problem, along with complex timing models, stringent constraints and ever ...
Lagrangian relaxation procedure for cardinality-constrained portfolio optimization
This paper studies a portfolio-selection problem subject to a cardinality constraint, that is, the number of securities in a portfolio is restricted to a certain limit. The problem is formulated as a cardinality-constrained quadratic programming problem,...
Comments