Mauro Chinosi
- 1.R. Zafalon, C. Guardiani, "Power Estimation and Synthesys: An Industrial perspective", Invited talk at PATMOS- 97Google Scholar
- 2.ELDO, "User Manual", Mentor Graphics, Wilsonville, OregonGoogle Scholar
- 3.A. Devgan and R. Rohrer, "Event Driven Adaptively Controlled Explicit Simulation of Integrated Circuits", 1993Google Scholar
- 4.C.X. Huang, etc., "The Design and Implementation of PowerMill", ACM/IEEE International Symposium on Low Power Design, pp. 105-109, 1995 Google ScholarDigital Library
- 5.R. Lipsett, C. Shaefer and C. Ussery, "VHDL: Hardware Description and Design", Kluwer, 1990, Boston, MA Google ScholarDigital Library
- 6.DesignPower, "Reference Manual v1998.02", Synopsys Inc., Moutainview, CA, 1998Google Scholar
- 7.WattWatcher, "User manual", Sente', Inc., Acton, MAGoogle Scholar
- 8.M. Nemani, F. N. Najm, "Towards a High-Level Power Estimation Capability", IEEE Transaction on CAD of Integrated Circuits and Systems, pp. 588-598, Vol. 15, No. 6, june 1996 Google ScholarDigital Library
- 9.L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Fast Power Estimation for Deterministic input Streams", ICCAD-97, pp. 494-501 Google ScholarDigital Library
- 10.L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Quick Generation of Temporal Power Waveforms for RT-Level Hard Macros", IEEE-97 International Conference onInnovative Systems in Silicon, ISIS-97, pp. 331-337Google Scholar
- 11.R.A. Saleh, B. A. A. Antao and J. Singh, "Multilevel and Mixed-Domain Simulation of Analog Circuits and Systems", IEEE Transaction on CAD of Integrated Circuits and Systems, Vol. 15, No. 1, Jan. 1996 Google ScholarDigital Library
- 12.P. Vanoostende, P. Six, J. Vandewalle and H. J. De Man, "Estimation of Typical Power of Synchronous CMOS Circuits Using a Hierarchy of Simulators", JSSC, Vol. 28, No. 1, Jan. 1993Google ScholarCross Ref
- 13.F.M. Johannes, "Partitioning of VLSI Circuits and Systems", 33th DAC, pp. 83-87, 1996 Google ScholarDigital Library
- 14.D. Rabe, G. Jochens, L. Kruse, W. Nebel, "Power-Simulation of Cell Based ASICs: Accuracy and Performance Trade-Offs", Proceedings of DATE-98, pp. 356-361 Google ScholarDigital Library
- 15.E. Naroska, "Parallel VHDL Simulation", Proceedings of DATE-98, pp. 159-163 Google ScholarDigital Library
- 16.V. Kim, "Parallel Algorithms for CMOS Power Estimation", Master Thesis, Northwestern University, 1997, available at http://www.ece.nwu.edu/cpdc/TechReports/Google Scholar
- 17.V. Kim and E Banerjee, "Parallel Algorithms for Power Estimation", Proceedings of DAC-98 Google ScholarDigital Library
- 18.M. Kassab, E. Cerny, S. Aourid, T. Krodel, "Propagation of Last-Transition-Time Constraints in Gate Level Timing Analysis", Proceedings of DATE-98, pp. 796-802 Google ScholarDigital Library
- 19.L.T. Pillage, R. A. Roher, C. Visweswariah, "Electronic Circuit and System Simulation Methods", McGrawHill Google ScholarDigital Library
- 20.VERILOG-XL, "Reference Manual", CADENCE Design SystemsGoogle Scholar
Index Terms
- Parallel mixed-level power simulation based on spatio-temporal circuit partitioning
Recommendations
Efficient circuit partitioning algorithms for parallel logic simulation
Supercomputing '89: Proceedings of the 1989 ACM/IEEE conference on SupercomputingGeneral purpose parallel processing machines are increasingly being used to speed up a variety of VLSI CAD applications. This paper addresses logic simulation on parallel machines by exploiting the concurrency in the circuit being simulated (called data ...
Parallel gate-level circuit simulation on shared memory architectures
PADS '95: Proceedings of the ninth workshop on Parallel and distributed simulationThis paper presents the results of an experimental study to evaluate the effectiveness of parallel simulation in reducing the execution time of gate-level models of VLSI circuits. Specific contributions of this paper include (i) the design of a gate-...
Parallel waveform-Newton algorithms for circuit simulation
The parallelization of the waveform-relaxation-Newton (WRN) method for circuit simulation is described. The techniques are applied at three levels of granularity: subcircuits are processed in parallel for large-grain parallelism, time points are ...
Comments