C. A. Papachristou
- 1.F.P.M. Beenker, R.G. Bennetts and A.P. Thijssen, "Testability Concepts for Digital ICs, The Macro Teat Approach," Kluwer Acad. Publishers, 1995.Google Scholar
- 2.L. Whetsel, "An IEEE 1149.1 Based Test Architecture for ICs with Embedded IP Cores," lnter~. Test Conf. (ITC-97), Nov. 1997. Google ScholarDigital Library
- 3.K. De, "Test methodology for embedded cores which protects intellectual property," VLS! Test Slim. (VTS-97), pp. 2-9, May 1997. Google ScholarDigital Library
- 4.It. Chandramouli and S. Pateras, "Testing Systems on a Chip," IEEE Spectrum, pp. 42-47, Nov. 1996. Google ScholarDigital Library
- 5.I. Ghosh, N. Jha and S. Day "A Low Overhead Design for Testability and Test Generation Technique for Core-Based Systems" lngern. Test Conf. (1TC- 97), Nov. 1997. Google ScholarDigital Library
- 6.V. Immaneni and S. Raman, "Direct Access Teat Scheme - Design of Block and Core Cells for Embedded ASICs," Intern. Test Conf. (ITC-90), pp. 488- 492, Oct. 1990.Google Scholar
- 7.M. Nourani and C. Papachristou, "Parallelism in Structural Fault Testing of Embedded Cores," 16th VLSI Test Sym. (VTS-98), pp. 15-20, April 1998. Google ScholarDigital Library
- 8.N. Touba and B. Pouya, "Testing embedded cores using partial isolation rings," VLSI Test Syrn. (VTS-97), pp. 1016, May 1997. Google ScholarDigital Library
- 9.N. Touba and B. Pouya, "Modifying User-deflned Logic for Test Access to Embedded Cores," Intern. Test Conf. (ITC-97), Nov. 1997. Google ScholarDigital Library
- 10."VSI Alliance", Architecture Document, Version 1.0, 1997.Google Scholar
- 11.A.J. van de Goor and Th. J. Verhallen, "Functional Testing of Current Microprocessors," Intern. Test Coa}eren~e (ITC-92), pp. 684-695, Sept. 1992. Google ScholarDigital Library
- 12.J. Aerts and E. J. Marinissen, "Scan Chain Design for Teat Time Reduction in Core-Based ICs," Intern. Test Conference (ITC-98), Oct. 1998. Google ScholarDigital Library
Index Terms
- Microprocessor based testing for core-based system on chip
Recommendations
Multi-temperature testing for core-based system-on-chip
DATE '10: Proceedings of the Conference on Design, Automation and Test in EuropeRecent research has shown that different defects can manifest themselves as failures at different temperature spectra. Therefore, we need multi-temperature testing which applies tests at different temperature levels. In this paper, we discuss the need ...
Testing of core-based systems-on-a-chip
Available techniques for testing of core-based systems-on-a-chip (SOCs) do not provide a systematic means for synthesizing low-overhead test architectures and compact test solutions. In this paper, we provide a comprehensive framework that generates low-...
At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester
VTS '07: Proceedings of the 25th IEEE VLSI Test SymmposiumIn SoC designs, limited test access to internal cores, low-cost external tester's lack of accuracy and slow frequencies make application of at-speed tests impractical. Therefore, this paper presents an embedded micro-tester for testing IEEE1500-...
Comments