Yehea I. Ismail
- 1.J.M. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice Hall, Inc., New Jersey, 1996. Google Scholar
Digital Library
- 2.D.A. Priore, "Inductance on Silicon for Sub-Micron CMOS VLSI," Proceedings of the IEEE Symposium on VLSI Circuits, pp. 17-18, May 1993.Google ScholarCross Ref
- 3.D.B. Jarvis, "The Effects of Interconnections on High-Speed Logic Circuits," IEEE Transactions on Electronic Computers, Vol. EC-10, No. 4, pp. 476 - 487, October 1963.Google ScholarCross Ref
- 4.A. Deutsch, et al., "High-Speed Signal Propagation on Lossy Transmission Lines," IBM Journal of Research and Development, Vol. 34, No. 4, pp. 601 - 615, July 1990. Google ScholarDigital Library
- 5.A. Deutsch, et al., "Modeling and Characterization of Long Interconnections for High-Performance Microprocessors," IBM Journal of Research and Development, Vol. 39, No. 5, pp. 547 - 667, September 1995. Google ScholarDigital Library
- 6.Y.I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," Proceedings of the IEEE/ACM Design Automation Conference, pp. 560 - 565, June 1998. Google ScholarDigital Library
- 7.M.P. May, A. Taflove, and J. Baron, "FD-TD Modeling of Digital Signal Propagation in 3-D Circuits with Passive and Active Loads," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-42, No. 8, pp. 1514 - 1523, August 1994.Google Scholar
- 8.T. Sakurai, "Approximation of Wiring Delay in MOSFET LSI," IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 4, pp. 418 - 426, August 1983.Google ScholarCross Ref
- 9.G.Y. Yacoub, H. Pham, and E. G. Friedman, "A System for Critical Path Analysis Based on Back Annotation and Distributed Interconnect Impedance Models," Microelectronic Journal, Vol. 18, No. 3, pp. 21 - 30, June 1988.Google ScholarCross Ref
- 10.J. Tortes, "Advanced Copper Interconnections for Silicon CMOS Technologies," Applied Surface Science, Vol. 91, No. 1, pp. 112 - 123, October 1995.Google Scholar
- 11.C.F. Webb et al., "A 400MHz S/390 Microprocessor," Proceedings of the IEEE International Solid-State Circuits Conference, pp. 448 - 449, February 1997.Google Scholar
- 12.P.J. Restle and A. Duetsch, "Designing the Best Clock Distribution Network," Proceedings of the IEEE VLSI Circuit Symposium, pp. 2- 5, June 1998.Google Scholar
- 13.W.C. Elmore, "The Transient Response of Damped Linear Networks," Journal of Applied Physics, Vol. 19, pp. 55 - 63, January 1948.Google ScholarCross Ref
- 14.J.L. Wyatt, Circuit Analysis, Simulation and Design, Elsevier Science Publishers, North-Holland, 1987.Google Scholar
- 15.J. Cong, L. He, C-K. Koh, and P. Madden, "Performance Optimization of VLSI Interconnect," Integration, The VLSI Journal, Vol. 21, pp. 1 - 94, November 1996. Google ScholarDigital Library
- 16.J. Cong and K. S. Leung, "Optimal Wire Sizing Under the Distributed Elmore Delay Model," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 634 - 639, November 1995. Google ScholarDigital Library
- 17.S.S. Sapatnekar, "RC Interconnect Optimization Under the Elmore Delay Model," Proceedings of the IEEE/ACM Design Automation Conference, pp. 387 - 391, June 1994. Google ScholarDigital Library
- 18.J. Cong and L. He, "Optimal Wire Sizing for Interconnects with Multiple Sources," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 586 - 574, November 1995 Google ScholarDigital Library
- 19.L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Technical Report ERL-M520, UC- Berkeley, May 1975Google Scholar
- 20.K.D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Fidelity and Near-Optimality of Elmore-Based Routing Constructions," Proceedings of the IEEE International Conference on Computer Design, pp. 81 - 84, October 1993.Google Scholar
- 21.J. Cong, A. B Kahng, C.-K. Koh and C.-W. A. Tsao, "Bounded- Skew Clock and Steiner Routing Under Elmore Delay," Proceedings of the IEEE International Conference On Computer-Aided Design, pp. 66 - 71, January 1995. Google ScholarDigital Library
- 22.L.P.P.P. van Ginneken, "Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 865 - 868, May 1990.Google ScholarCross Ref
- 23.C.J. Alpert, "Wire Segmenting for Improved Buffer Insertion," Proceedings of the IEEE/ACM Design Automation Conference, pp. 588-593, June 1997. Google ScholarDigital Library
- 24.J. Rubinstein, P. Penfield, Jr., and M. Horowitz, "Signal Delay in RC Tree Networks," Proceedings of the IEEE/ACM Design Automation Conference, pp. 202 - 211, June 1983. Google ScholarDigital Library
- 25.L.T. Pillage and R. A. Rohrer, "Delay Evaluation with Lumped Linear RLC Interconnect Circuit Models," Proceedings of the Caltech Conference on VLSI, pp. 143-158, May 1989. Google ScholarDigital Library
- 26.M.A. Horowitz, "Timing Models for CMOS Circuits," Ph.D. Thesis, Stanford University, January 1984.Google Scholar
- 27.L.T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods, McGraw-Hill, Inc., 1994.Google Scholar
- 28.L.T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Transactions on Computer-Aided Design, Vol. CAD-9, No. 4, pp. 352 - 366, April 1990.Google Scholar
- 29.C.L. Ratzlaff, N. Gopal, and L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluator," Proceedings of the IEEE/ACM Design Automation Conference, pp. 555 - 560, June 1991. Google ScholarDigital Library
- 30.L.T. Pillage, "Coping with RC(L) Interconnect Design Headaches," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 246- 253, September 1995. Google ScholarDigital Library
- 31.AS/X User's Guide, IBM Corporation, New York, 1996.Google Scholar
- 32.B.C. Kuo, Automatic Control Systems, A Design Perspective, Prentice Hall of India, New Delhi, India, 1989. Google ScholarDigital Library
Index Terms
- Equivalent Elmore delay for RLC trees
Recommendations
Equivalent Elmore delay for RLC trees
Closed-form solutions for the 50% delay, rise time, overshoots, and settling time of signals in an RLC tree are presented. These solutions have the same accuracy characteristics of the Elmore delay for RC trees and preserves the simplicity and recursive ...
Fitted Elmore Delay: A Simple and Accurate Interconnect Delay Model
ICCD '02: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)In this paper, we present a new interconnect delay model called Fitted Elmore delay (FED). FED is generated by approximating Hspice delay data using a curve fitting technique. The functional form used in curve fitting is derived based on the Elmore ...
High speed RLC equivalent RC delay model for global VLSI interconnects
Current-mode signaling significantly is known for increasing the bandwidth of on-chip interconnects and reduces the overall propagation delay. In this paper feature of current mode interconnects is exploited for investigating the performance of RLC ...
Comments