Kaustav Banerjee
- 1.C. R. Barrett, "Microprocessor evolution and technology impact," Syrup. VI_SI Technol, Dig. Tech. Paperr, 1993, pp. 7-10.Google Scholar
- 2.T. Makimoto, "Market and technology trends in the nomadic age," Syrup. I/kfl Technol, Dig. Tech. Papers, 1996, pp. 6-9.Google Scholar
- 3.R. Whittier, "Push/Pull: PC technology/end user demand," Syrup. 1/7_~I Technol, Dig. Tecb. Papers, 1996, pp. 2-5.Google Scholar
- 4.R. H. Dennard, F. H. Gaensslen, H. Yu, V. L. Rideout, E. Bassous, and A. R. LeBank, "Design of ion-implanted MOSFETs with very small physical dimensions," IEEE J. Soh'd-State Circuits, Vol. SC-9, pp. 256-268, 1974.Google ScholarCross Ref
- 5.P. K. Chatterjee, W. R. Hunter, A. Amerasekera, S. Aur, C. Duvvury, P. E. Nicollian, L. M. Yang, and P. Yang, "Trends for deep submicron VLSI and their implications for reliability," Proc/RPS, 1995, pp. 1-11.Google Scholar
- 6.J. R. Black, "Electromigrafion - A brief survey and some recent results," IEEE Trans. Electron Devices, vol. ED-16, pp. 338-347, 1969.Google ScholarCross Ref
- 7.B. K. Liew, N. W. Cheung, and C. Hu, "Projecting interconnect electromigration lifetime for arbitrary current waveforms," IEEE Trans. Ekctron Dedces, vol. 37, pp. 1343-50, 1990.Google ScholarCross Ref
- 8.K. Banerjee, A. Amerasekera, N. Cheung and C. Hu, "High-current failure model for VLSI interconnects under short-pulse stress conditions," IEEE Ekctmn Device Lett., vol. 18, No. 9, pp. 405-407, 1997.Google ScholarCross Ref
- 9.K. Baneriee, A. Amerasekera and C. Hu, "Characterization of VLSI circuit interconnect heating and failure under ESD conditions," Proc. IRPS, 1996, pp. 237-245.Google Scholar
- 10.W. R. Hunter, "Self-consistent solutions for allowed interconnect current density - Part I: Implications for technology evolution," IEEE Trans. Ekctron Devices, rot. ED-44, pp. 304-309, 1997.Google Scholar
- 11.S. Rzepka, K. Banerjee, E. Meusel, and C. Hu, "Characterization of selfheating in advanced VLSI interconnect lines based on thermal finite element simulation," IEEE Trans. on Components, Packaging and Manufacturing Tecbnology-PartA, vol. 21, No. 3, pp. 1-6, 1998.Google ScholarCross Ref
- 12.J. Ida et al, "Reduction of wiring capacitance with new low dielectric SiOF interlayer film for high speed/low power sub-half micron CMOS," Tecb. Dig. VIA1 Syrup., pp. 59-60, 1994.Google Scholar
- 13.K. Banerjee, A. Amerasekera, G. Dixit and C. Hu, "The effect of interconnect scaring and low-k dielectric on the thermal characteristics of the IC metal," in Tech. Dig. IEDM, 1996, pp. 65-68.Google Scholar
- 14.NS Nagaraj, F. Cano, H. Haznedar, and D. Young, "A practical approach to static signal electromigration analysis," Proc. 35~ Design Automation Conf., 1998, pp. 572-577. Google ScholarDigital Library
- 15.National Technology Roadmap for Semiconductors (NTRS).Google Scholar
- 16.j. R. Black, "Electromigration failure modes in aluminum metallization for semiconductor devices," IEEE Trans. Electron Devices, voI. 57, no. 9, pp. 1587-1594, 1969.Google Scholar
- 17.A. A. Bilotti, "Static temperature distribution in IC chips with isothermal heat sources," IEEE Trans. Electron Devices, vol. ED-21, pp. 217-226, 1974.Google ScholarCross Ref
- 18.W. R. Hunter, "Self-consistent solutions for allowed Interconnect current density- Part II: Application to design guidelines," IEEE Trans. Electron Devices, vol. ED-44, pp. 310-316, 1997.Google ScholarCross Ref
- 19.C. Jin, L Ting, K. Taylor, T. Seta, and J. D. Luttmer, "Thermal conductivity measurement of low dielectric constant fdms," in Proc. Second International Dielectrics for I/7_SI/ULSI Multiletel Interconnection Conference (DUMIC), 1996, pp. 21-28.Google Scholar
- 20.Private Communications, Professor Kenneth Goodson, Thermosciences Division, Mechanical Eng. Department, Stanford University.Google Scholar
- 21.H. A. Schafft, "Thermal analysis of electromigration test structures," IEEE Trans. Electron Devices, vol. ED-34, pp. 664-672, 1987.Google ScholarCross Ref
- 22.R. H.J.M. Otten and R. K. Brayton, "Planning for performance," Proc. 35a' Design Automation Conf., 1998, pp. 122-127. Google ScholarDigital Library
- 23.J. Culetu, C. Amir, and J. McDonald, "A practical repeater insertion method in high speed VLSI circuits," Proc. 35'h Design Automation Conf., 1998, pp. 392-395. Google ScholarDigital Library
- 24."Physical design modelling and verification proiect (SPACE Project)", http://cas.et.tudelft.nl/research/space.htmlGoogle Scholar
- 25.C. Duvvury and A. Amerasekera, "State-of-the-art issues for technology and circuit design of ESD protection in CMOS ICs," Semiconductor Sdence. and Tech., pp. 833-850, 1996.Google ScholarCross Ref
- 26.A. Amerasekera and C. Duvvury, "The impact of technology scaling on ESD robustness and protection circuit design," in EOS/ESD Syrup. Proc., 1994, pp. 237-245.Google Scholar
- 27.S. H. Voldman, "ESD robustness and scaring impfications of aluminum and copper interconnects in advanced semiconductor technology," in EOS/ESD Symp. Pro~., 1997, pp. 3t6-329.Google Scholar
Index Terms
- On thermal effects in deep sub-micron VLSI interconnects
Recommendations
Deep Sub-Micron IDDQ Testing: Issues and Solutions
EDTC '97: Proceedings of the 1997 European conference on Design and TestThe effectiveness of I/sub DDQ/ testing in deep sub-micron is threatened by the increased transistor sub-threshold leakage current. In this article, we survey possible solutions and propose a deep sub-micron I/sub DDQ/ test mode. The methodology ...
Leakage Current in Sub-Quarter Micron MOSFET: A Perspective on Stressed Delta IDDQ Testing
The effectiveness of single threshold IDDQ measurement for defect detection is eroded owing to higher and more variable background leakage current in modern VLSIs. Delta IDDQ is identified as one alternative for deep submicron current measurements. ...
New Latch-Up Model for Deep Sub-micron Integrated Circuits
DASC '11: Proceedings of the 2011 IEEE Ninth International Conference on Dependable, Autonomic and Secure ComputingThis paper mainly simulated the single event latch-up (SEL) for the CMOS inverter under the 0.18um technology. The SEL of integrated circuit (IC) was also analyzed in detail. The result showed that the parasitic lateral transistors NPN and PNP of NMOS ...
Comments