Mohammed E Fouda
ABSTRACT
Resistive memories are promising candidates for non-volatile memories. Write disturb is one of problems that facing this kind of memories. In this paper, the write disturb problem is mathematically formulated in terms of the bias parameters and optimized analytically. A closed form solution for the optimal bias parameters is calculated. Results are compared with the 1/2 and 1/3 bias schemes showing a significant improvement.
- An Chen. 2015. Analysis of partial bias schemes for the writing of crossbar memory arrays. IEEE Transactions on Electron Devices 62, 9 (2015), 2845--2849.Google Scholar
Cross Ref
- M E Fouda and et al. 2018. Modeling and analysis of passive switching crossbar arrays. IEEE Trans. on Circuits and Systems I: Regular Papers 65, 1 (2018), 270--282.Google ScholarCross Ref
- D. Ielmini. 2016. Resistive switching memories based on metal oxides: mechanisms, reliability and scaling. Semiconductor Science and Technology 31, 6 (2016), 063002.Google ScholarCross Ref
- H Li and et al. 2014. Write disturb analyses on half-selected cells of cross-point RRAM arrays. In Reliability Physics Symposium, 2014 IEEE Int. IEEE, MY--3.Google Scholar
- Shimeng Yu and Pai-Yu Chen. 2016. Emerging memory technologies: Recent trends and prospects. IEEE Solid-State Circuits Magazine 8, 2 (2016), 43--56.Google ScholarCross Ref
- M A Zidan and et al. 2013. Memristor-based memory: The sneak paths problem and solutions. Microelectronics Journal 44, 2 (2013), 176--183. Google ScholarDigital Library
Index Terms
- Minimal Disturbed Bits in Writing Resistive Crossbar Memories
Recommendations
Use ECP, not ECC, for hard failures in resistive memories
ISCA '10As leakage and other charge storage limitations begin to impair the scalability of DRAM, non-volatile resistive memories are being developed as a potential replacement. Unfortunately, current error correction techniques are poorly suited to this ...
Use ECP, not ECC, for hard failures in resistive memories
ISCA '10: Proceedings of the 37th annual international symposium on Computer architectureAs leakage and other charge storage limitations begin to impair the scalability of DRAM, non-volatile resistive memories are being developed as a potential replacement. Unfortunately, current error correction techniques are poorly suited to this ...
Wear leveling for crossbar resistive memory
DAC '18: Proceedings of the 55th Annual Design Automation ConferenceResistive Memory (ReRAM) is an emerging non-volatile memory technology that has many advantages over conventional DRAM. ReRAM crossbar has the smallest 4F2 planar cell size and thus is widely adopted for constructing dense memory with large capacity. ...
Comments