Claire Maiza
Sebastian Altmeyer
Skip Abstract Section
Skip Supplemental Material SectionAbstract
This survey provides an overview of the scientific literature on timing verification techniques for multi-core real-time systems. It reviews the key results in the field from its origins around 2006 to the latest research published up to the end of 2018. The survey highlights the key issues involved in providing guarantees of timing correctness for multi-core systems. A detailed review is provided covering four main categories: full integration, temporal isolation, integrating interference effects into schedulability analysis, and mapping and allocation. The survey concludes with a discussion of the advantages and disadvantages of these different approaches, identifying open issues, key challenges, and possible directions for future research.
Supplemental Material
Available for Download
zip
maiza.zip (686.1 KB)
Supplemental movie, appendix, image and software files for, A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
- A. Agrawal, G. Fohler, J. Freitag, J. Nowotsch, S. Uhrig, and M. Paulitsch. 2017. Contention-aware dynamic memory bandwidth isolation with predictability in cots multicores: An avionics case study. Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS)2 (2017), 1--2.Google Scholar
- A. Agrawal, R. Mancuso, R. Pellizzoni, and G. Fohler. 2018. Analysis of dynamic memory bandwidth regulation in multi-core real-time systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS). 230--241.Google Scholar
- A. Alhammad and R. Pellizzoni. 2014. Schedulability analysis of global memory-predictable scheduling. In Proceedings of the IEEE 8 ACM International Conference on Embedded Software (EMSOFT’14). 1--10.Google Scholar
- A. Alhammad and R. Pellizzoni. 2014. Time-predictable execution of multithreaded applications on multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’14). 1--6. Google ScholarDigital Library
- A. Alhammad, S. Wasly, and R. Pellizzoni. 2015. Memory efficient global scheduling of real-time tasks. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’15). 285--296.Google Scholar
- S. Altmeyer, R. I. Davis, L. Indrusiak, C. Maiza, V. Nelis, and J. Reineke. 2015. A generic and compositional framework for multicore response time analysis. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’15). 129--138.Google Scholar
- J. H. Anderson, J. M. Calandrino, and U. C. Devi. 2006. Real-time scheduling on multicore platforms. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’06). 179--190. Google ScholarDigital Library
- B. Andersson, A. Easwaran, and J. Lee. 2010. Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems. SIGBED Rev. 7, 1 (Jan. 2010), Article 4, 4 pages. Google ScholarDigital Library
- B. Andersson, H. Kim, D. de Niz, M. Klein, R. Rajkumar, and J. Lehoczky. 2018. Schedulability analysis of tasks with corunner-dependent execution times. ACM Transactions on Embedded Computing Systems 17, 3 (2018), 71:1--71:29.Google ScholarDigital Library
- A. Andrei, P. Eles, Z. Peng, and J. Rosen. 2008. Predictable implementation of real-time applications on multiprocessor systems-on-chip. In 21st International Conference on VLSI Design (VLSID 2008). 103--110. Google ScholarDigital Library
- M. A. Awan, P. F. Souto, K. Bletsas, B. Akesson, and E. Tovar. 2018. Mixed-criticality scheduling with memory bandwidth regulation. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’18).Google Scholar
- M. A. Awan, P. F. Souto, K. Bletsas, B. Akesson, and E. Tovar. 2018. Worst-case stall analysis for multicore architectures with two memory controllers. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’18). 2:1--2:22.Google Scholar
- M. A. Awan, P. F. Souto, B. Akesson, K. Bletsas, and E. Tovar. 2018. Uneven memory regulation for scheduling IMA applications on multi-core platforms. Real-Time Systems (Nov. 2018). Google ScholarDigital Library
- S. Bak, G. Yao, R. Pellizzoni, and M. Caccamo. 2012. Memory-aware scheduling of multicore task sets for real-time systems. In Proceedings of the IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’12). 300--309. Google ScholarDigital Library
- M. Becker, D. Dasari, B. Nicolic, B. Åkesson, V. Nélis, and T. Nolte. 2016. Contention-free execution of automotive applications on a clustered many-core platform. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’16). 14--24.Google Scholar
- M. Behnam, R. Inam, T. Nolte, and M. Sjödin. 2013. Multi-core composability in the face of memory-bus contention. SIGBED Rev. 10, 3 (Oct. 2013), 35--42. Google ScholarDigital Library
- F. Boniol, H. Cassé, E. Noulard, and C. Pagetti. 2012. Deterministic execution model on COTS hardware. In Architecture of Computing Systems -- ARCS 2012. 98--110. Google ScholarDigital Library
- T. Carle and H. Cassé. 2018. Reducing timing interferences in real-time applications running on multicore architectures. In Proceedings of the Workshop on Worst-Case Execution Time Analysis (WCET’18), Vol. 63. 3:1--3:12.Google Scholar
- T. Carle, D. Potop-Butucaru, Y. Sorel, and D. Lesens. 2015. From dataflow specification to multiprocessor partitioned time-triggered real-time implementation. Leibniz Transactions on Embedded Systems (LITES) 2, 2 (2015), 01:1--01:30.Google Scholar
- Certification Authorities Software Team (CAST). 2016. Position Paper CAST-32A Multi-core Processors. Technical Report.Google Scholar
- C. W. Chang, J. J. Chen, T. W. Kuo, and H. Falk. 2015. Real-time task scheduling on island-based multi-core platforms. IEEE Transactions on Parallel and Distributed Systems 26, 2 (Feb. 2015), 538--550.Google ScholarDigital Library
- C. W. Chang, J. J. Chen, W. Munawar, T. W. Kuo, and H. Falk. 2012. Partitioned scheduling for real-time tasks on multiprocessor embedded systems with programmable shared srams. In Proceedings of the T10th ACM International Conference on Embedded Software. ACM, 153--162.Google Scholar
- S. Chattopadhyay, L. K. Chong, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. 2014. A unified WCET analysis framework for multicore platforms. ACM Transactions on Embedded Computing Systems (TECS) 13, 4s (2014), 124. Google ScholarDigital Library
- S. Chattopadhyay, C. L. Kee, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. 2012. A unified WCET analysis framework for multi-core platforms. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’12). 99--108. Google ScholarDigital Library
- S. Chattopadhyay and A. Roychoudhury. 2011. Static bus schedule aware scratchpad allocation in multiprocessors. SIGPLAN Not. 46, 5 (April 2011), 11--20. Google ScholarDigital Library
- S. Chattopadhyay, A. Roychoudhury, and T. Mitra. 2010. Modeling shared cache and bus in multi-cores for timing analysis. In Proceedings of the 13th International Workshop on Software and Compilers for Embedded Systems (SCOPES’10). ACM, 6:1--6:10.Google Scholar
- S. W. Cheng, J. J. Chen, J. Reineke, and T. W. Kuo. 2017. Memory bank partitioning for fixed-priority tasks in a multi-core system. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’17). 209--219.Google Scholar
- S. W. Cheng, C. W. Chang, J. J. Chen, T. W. Kuo, and P. C. Hsiu. 2016. Many-core real-time task scheduling with scratchpad memory. IEEE Transactions on Parallel and Distributed Systems 27, 10 (Oct. 2016), 2953--2966. Google ScholarDigital Library
- M. Chisholm, N. Kim, B. C. Ward, N. Otterness, J. H. Anderson, and F. D. Smith. 2016. Reconciling the tension between hardware isolation and data sharing in mixed-criticality, multicore systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’16). IEEE, 57--68.Google Scholar
- M. Chisholm, B. C. Ward, N. Kim, and J. H. Anderson. 2015. Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’15). 305--316. Google ScholarDigital Library
- J. Choi, D. Kang, and S. Ha. 2016. Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’16). 181--186.Google Scholar
- D. Dasari, B. Akesson, V. Nelis, M. A. Awan, and S. M. Petters. 2013. Identifying the sources of unpredictability in COTS-based multicore systems. In Proceedings of the IEEE International Symposium on Industrial Embedded Systems (SIES’13). 39--48.Google Scholar
- D. Dasari, B. Andersson, V. Nelis, S. M. Petters, A. Easwaran, and J. Lee. 2011. Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In International Conference on Trust, Security and Privacy in Computing and Communications. 1068--1075. Google ScholarDigital Library
- D. Dasari and V. Nelis. 2012. An analysis of the impact of bus contention on the WCET in multicores. In Proceedings of the IEEE International Conference on High Performance Computing and Communication. IEEE Computer Society, Washington, DC, 1450--1457. Google ScholarDigital Library
- D. Dasari, V. Nelis, and B. Akesson. 2015. A framework for memory contention analysis in multi-core platforms. Real-Time Systems (2015), 1--51.Google Scholar
- D. Dasari, V. Nelis, and Benny Akesson. 2016. A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52, 3 (May 2016), 272--322.Google ScholarDigital Library
- R. I. Davis, S. Altmeyer, L. S. Indrusiak, C. Maiza, V. Nelis, and J. Reineke. 2017. An extensible framework for multicore response time analysis. Real-Time Systems 54, 3 (2017), 607--661. Google ScholarDigital Library
- R. I. Davis and A. Burns. 2011. A survey of hard real-time scheduling for multiprocessor systems. ACM Computing Surveys 43, 4 (Oct. 2011), Article 35, 44 pages. Google ScholarDigital Library
- H. Ding, Y. Liang, and T. Mitra. 2013. Shared cache aware task mapping for WCRT minimization. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC’13). 735--740.Google Scholar
- F. Farshchi, P. K. Valsan, R. Mancuso, and H. Yun. 2018. Deterministic memory abstraction and supporting multicore system architecture. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’18). 1:1--1:25.Google Scholar
- J. Freitag, S. Uhrig, and T. Ungerer. 2018. Virtual timing isolation for mixed-criticality systems. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’18), Vol. 106. 13:1--13:23.Google Scholar
- G. Giannopoulou, K. Lampka, N. Stoimenov, and L. Thiele. 2012. Timed model checking with abstractions: Towards worst-case response time analysis in resource-sharing manycore systems. In Proceedings of the 10th ACM International Conference on Embedded Software. ACM, 63--72.Google Scholar
- G. Giannopoulou, N. Stoimenov, P. Huang, and L. Thiele. 2013. Scheduling of mixed-criticality applications on resource-sharing multicore systems. In Proceedings of the IEEE 8 ACM International Conference on Embedded Software (EMSOFT’13). 1--15. Google ScholarDigital Library
- G. Giannopoulou, N. Stoimenov, P. Huang, and L. Thiele. 2014. Mapping mixed-criticality applications on multi-core architectures. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’14). 1--6. Google ScholarDigital Library
- G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. D. de Dinechin. 2016. Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources. Real-Time Systems 52, 4 (2016), 399--449. Google ScholarDigital Library
- G. Gracioli, A. Alhammad, R. Mancuso, A. A. Fröhlich, and R. Pellizzoni. 2015. A survey on cache management mechanisms for real-time embedded systems. ACM Computing Surveys 48, 2 (Nov. 2015), Article 32, 36 pages. Google ScholarDigital Library
- G. Gracioli and A. A. Fröhlich. 2014. On the influence of shared memory contention in real-time multicore applications. In Brazilian Symposium on Computing Systems Engineering. 25--30. Google ScholarDigital Library
- N. Guan, M. Stigge, W. Yi, and G. Yu. 2009. Cache-aware scheduling and analysis for multicores. In Proceedings of the IEEE 8 ACM International Conference on Embedded Software (EMSOFT’09). 245--254.Google Scholar
- D. Guo, M. Hassan, R. Pellizzoni, and H. Patel. 2018. A comparative study of predictable DRAM controllers. ACM Transactions on Embedded Computing Systems 17, 2 (Feb. 2018), Article 53, 23 pages. Google ScholarDigital Library
- Z. Guo, Y. Zhang, L. Wang, and Z. Zhang. 2017. Work-in-progress: Cache-aware partitioned EDF scheduling for multi-core real-time systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’17). 384--386.Google Scholar
- A. Gustavsson, A. Ermedahl, B. Lisper, and P. Pettersson. 2010. Towards WCET analysis of multicore architectures using UPPAAL. In Proceedings of the Workshop on Worst-Case Execution Time Analysis (WCET’10). 101--112.Google Scholar
- S. Hahn, M. Jacobs, and J. Reineke. 2016. Enabling compositionality for multicore timing analysis. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’16). 299--308.Google Scholar
- S. Hahn, J. Reineke, and R. Wilhelm. 2013. Towards compositionality in execution time analysis -- Definition and challenges. In Proceedings of the Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS’13).Google Scholar
- D. Hardy, T. Piquet, and I. Puaut. 2009. Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’09). 68--77.Google Scholar
- M. Hassan. 2018. On the off-chip memory latency of real-time systems: Is DDR DRAM really the best option? In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’18). 495--505.Google ScholarCross Ref
- M. Hassan, A. M. Kaushik, and H. Patel. 2017. Predictable cache coherence for multi-core real-time systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’17). 235--246.Google Scholar
- M. Hassan and R. Pellizzoni. 2018. Bounding DRAM interference in COTS heterogeneous MPSoCs for mixed criticality systems. In Proceedings of the IEEE 8 ACM International Conference on Embedded Software (EMSOFT’18).Google Scholar
- F. Hebbache, M. Jan, F. Brandner, and L. Pautet. 2018. Shedding the shackles of time-division multiplexing. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’18). 456--468.Google Scholar
- S. Hesham, J. Rettkowski, D. Goehringer, and M. A. Abd El Ghany. 2017. Survey on real-time networks-on-chip. IEEE Transactions on Parallel and Distributed Systems 28, 5 (May 2017), 1500--1517. Google ScholarDigital Library
- W. H. Huang, J. J. Chen, and J. Reineke. 2016. MIRROR: Symmetric timing analysis for real-time tasks on multicore platforms with shared resources. In Proceedings of the Design Automation Conference (DAC’16). 1--6. Google ScholarDigital Library
- R. Inam, M. Behnam, T. Nolte, and M. Sjödin. 2015. Compositional analysis for the multi-resource server. In Proceedings of the IEEE Conference on Emerging Technologies Factory Automation (ETFA’15). 1--10.Google Scholar
- M. Jacobs, S. Hahn, and S. Hack. 2015. WCET analysis for multi-core processors with shared buses and event-driven bus arbitration. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’15). 193--202.Google Scholar
- M. Jacobs, S. Hahn, and S. Hack. 2016. A framework for the derivation of WCET analyses for multi-core processors. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’16). 141--151.Google Scholar
- M. M. Kafshdooz and A. Ejlali. 2015. Dynamic shared SPM reuse for real-time multicore embedded systems. ACM Transactions on Architecture and Code Optimization 12, 2 (May 2015), Article 12, 25 pages. Google ScholarDigital Library
- T. Kelter, H. Borghorst, and P. Marwedel. 2014. WCET-aware scheduling optimizations for multi-core real-time systems. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). 67--74.Google Scholar
- T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. 2011. Bus-aware multicore WCET analysis through TDMA offset bounds. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’11). 3--12. Google ScholarDigital Library
- T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. 2014. Static analysis of multi-core TDMA resource arbitration delays. Real-Time Systems 50, 2 (2014), 185--229. Google ScholarDigital Library
- T. Kelter, T. Harde, P. Marwedel, and H. Falk. 2013. Evaluation of resource arbitration methods for multi-core real-time systems. In Proceedings of the Workshop on Worst-Case Execution Time Analysis (WCET’13), Vol. 30. 1--10.Google Scholar
- T. Kelter and P. Marwedel. 2015. Parallelism analysis: Precise WCET values for complex multi-core systems. In Formal Techniques for Safety-Critical Systems. 142--158.Google Scholar
- A. E. Kiasari, A. Jantsch, and Z. Lu. 2013. Mathematical formalisms for performance evaluation of networks-on-chip. ACM Computing Surveys 45, 3, Article 38 (July 2013), 41 pages. Google ScholarDigital Library
- H. Kim, D. De Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. 2014. Bounding memory interference delay in COTS-based multi-core systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’14). 145--154.Google Scholar
- H. Kim, D. De Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. 2016. Bounding and reducing memory interference in COTS-based multi-core systems. Real-Time Systems 52, 3 (May 2016), 356--395. Google ScholarDigital Library
- H. Kim, A. Kandhalu, and R. Rajkumar. 2013. A coordinated approach for practical OS-level cache management in multi-core real-time systems. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’13). 80--89. Google ScholarDigital Library
- J. E. Kim, M. K. Yoon, R. Bradford, and L. Sha. 2014. Integrated modular avionics (IMA) partition scheduling with conflict-free I/O for multicore avionics systems. Proceedings - International Computer Software and Applications Conference (2014), 321--331. Google ScholarDigital Library
- J. E. Kim, M. K. Yoon, S. Im, R. Bradford, and L. Sha. 2013. Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’13). 970--975. Google ScholarDigital Library
- Y. Kim, D. Broman, J. Cai, and A. Shrivastaval. 2014. WCET-aware dynamic code management on scratchpads for software-managed multicores. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’14). 179--188.Google Scholar
- K. Lampka, G. Giannopoulou, R. Pellizzoni, Z. Wu, and N. Stoimenov. 2014. A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets. Real-Time Systems 50, 5 (2014), 736--773. Google ScholarDigital Library
- Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. 2009. Timing analysis of concurrent programs running on shared cache multi-cores. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’09). 57--67.Google Scholar
- Y. Liang, H. Ding, T. Mitra, A. Roychoudhury, Y. Li, and V. Suhendra. 2012. Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Systems 48, 6 (2012), 638--680. Google ScholarDigital Library
- Y. Liu and W. Zhang. 2012. Exploiting multi-level scratchpad memories for time-predictable multicore computing. In Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD’12). 61--66. Google ScholarDigital Library
- Y. Liu and W. Zhang. 2015. Scratchpad memory architectures and allocation algorithms for hard real-time multicore processors. Journal of Computing Science and Engineering 9, 2 (2015), 51--72.Google ScholarCross Ref
- M. Lv, W. Yi, N. Guan, and G. Yu. 2010. Combining abstract interpretation with model checking for timing analysis of multicore software. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’10). IEEE Computer Society, 339--349.Google Scholar
- R. Mancuso, R. Pellizzoni, M. Caccamo, L. Sha, and H. Yun. 2015. WCET (m) estimation in multi-core systems using single core equivalence. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’15). IEEE, 174--183.Google Scholar
- R. Mancuso, R. Pellizzoni, N. Tokcan, and M. Caccamo. 2017. WCET derivation under single core equivalence with explicit memory budget assignment. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’17).Google Scholar
- A. Melani, M. Bertogna, V. Bonifaci, A. Marchetti-Spaccamela, and G. Buttazzo. 2015. Memory-processor co-scheduling in fixed priority systems. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’15). 87--96.Google Scholar
- K. Nagar and Y. N. Srikant. 2016. Fast and precise worst-case interference placement for shared cache analysis. ACM Transactions on Embedded Computing Systems 15, 3 (Mar. 2016), 1--26. Google ScholarDigital Library
- B. Nikolic and S. M. Petters. 2015. Real-time application mapping for many-cores using a limited migrative model. Real-Time Systems 51, 3 (June 2015), 314--357. Google ScholarDigital Library
- B. Nikolic, P. M. Yomsi, and S. M. Petters. 2013. Worst-case memory traffic analysis for many-cores using a limited migrative model. In Proceedings of the IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’13). 42--51.Google Scholar
- J. Nowotsch and M. Paulitsch. 2013. Quality of service capabilities for hard real-time applications on multi-core processors. Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’13), 151--160.Google Scholar
- J. Nowotsch, M. Paulitsch, D. Bühler, H. Theiling, S. Wegener, and M. Schmidt. 2014. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’14). 109--118.Google Scholar
- International Organization for Standardization. 2011. ISO 26262 Road Vehicles Functional Safety. Technical Report.Google Scholar
- D. Oehlert, A. Luppold, and H. Falk. 2017. Bus-aware static instruction SPM allocation for multicore hard real-time systems. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’17).Google Scholar
- C. Pagetti, J. Forget, H. Falk, D. Oehlert, and A. Luppold. 2018. Automated generation of time-predictable executables on multicore. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’18). ACM, 104--113.Google Scholar
- M. Paolieri, J. Mische, S. Metzlaff, M. Gerdes, E. Quiñones, S. Uhrig, T. Ungerer, and F. J. Cazorla. 2013. A hard real-time capable multi-core SMT processor. ACM Transactions on Embedded Computing Systems 12, 3 (2013), 79:1--79:26. Google ScholarDigital Library
- M. Paolieri, E. Quiñones, F. J. Cazorla, R. I. Davis, and M. Valero. 2011. : An interference aware allocation algorithm for multicore hard real-time systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’11). 280--290. Google ScholarDigital Library
- R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley. 2011. A predictable execution model for COTS-based embedded systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’11). 269--279.Google Scholar
- R. Pellizzoni, B. D. Bui, M. Caccamo, and L. Sha. 2008. Coscheduling of CPU and I/O transactions in COTS-based embedded systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’08). 221--231. Google ScholarDigital Library
- R. Pellizzoni, A. Schranzhofer, J-J. Chen, M. Caccamo, and L. Thiele. 2010. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’10). 741--746. Google ScholarDigital Library
- R. Pellizzoni and H. Yun. 2016. Memory servers for multicore systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’16). 1--12.Google Scholar
- Q. Perret, P. Maurère, E. Noulard, C. Pagetti, P. Sainrat, and B. Triquet. 2016. Mapping hard real-time applications on many-core processors. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’16). 235--244.Google Scholar
- Q. Perret, P. Maurere, E. Noulard, C. Pagetti, P. Sainrat, and B. Triquet. 2016. Predictable composition of memory accesses on many-core processors. In Proceedings of the 8th European Congress on Embedded Real Time Software and Systems (ERTS’16).Google Scholar
- Q. Perret, P. Maurere, E. Noulard, C. Pagetti, P. Sainrat, and B. Triquet. 2016. Temporal isolation of hard real-time applications on many-core processors. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’16). 1--11.Google Scholar
- H. Rihani, M. Moy, C. Maiza, and S. Altmeyer. 2015. WCET analysis in shared resources real-time systems with TDMA buses. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’15). ACM, 183--192.Google Scholar
- H. Rihani, M. Moy, C. Maiza, R. I. Davis, and S. Altmeyer. 2016. Response time analysis of synchronous data flow programs on a many-core processor. In Proceedings of the International Conference on Real-Time Networks and Systems (RTNS’16). 67--76.Google Scholar
- J. Rosèn, A. Andrei, P. Eles, and Z. Peng. 2007. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’07).Google Scholar
- S. Saidi and A. Syring. 2018. Exploiting locality for the performance analysis of shared memory systems in MPSoCs. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’18). 350--360.Google Scholar
- S. Schliecker and R. Ernst. 2011. Real-time performance analysis of multiprocessor systems with shared memory. ACM Transactions on Embedded Computing Systems 10, 2, Article 22 (Jan. 2011), Article 22, 27 pages. Google ScholarDigital Library
- S. Schliecker, M. Negrean, and R. Ernst. 2010. Bounding the shared resource load for the performance analysis of multiprocessor systems. In Proceedings of the Design Automation Conference (DAC’10). 759--764.Google Scholar
- S. Schliecker, M. Negrean, G. Nicolescu, P. Paulin, and R. Ernst. 2008. Reliable performance analysis of a multicore multithreaded system-on-chip. In Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 161--166. Google ScholarDigital Library
- S. Schliecker, J. Rox, M. Negrean, K. Richter, M. Jersak, and R. Ernst. 2009. System level performance analysis for real-time automotive multicore and network architectures. IEEE Transactions on CAD of Integrated Circuits and Systems 28, 7 (2009), 979--992. Google ScholarDigital Library
- M. Schoeberl, S. Abbaspour, B. Akesson, N. Audsley, R. Capasso, J. Garside, K. Goossens, S. Goossens, S. Hansen, R. Heckmann, S. Hepp, B. Huber, A. Jordan, E. Kasapaki, J. Knoop, Y. Li, D. Prokesch, W. Puffitsch, P. Puschner, A. Rocha, C. Silva, J. Sparsø, and A. Tocchi. 2015. T-CREST: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture 61, 9 (2015), 449--471.Google ScholarDigital Library
- A. Schranzhofer, J. J. Chen, and L. Thiele. 2010. Timing analysis for TDMA arbitration in resource sharing systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’10). 215--224.Google Scholar
- A. Schranzhofer, R. Pellizzoni, J. J. Chen, L. Thiele, and M. Caccamo. 2010. Worst-case response time analysis of resource access models in multi-core systems. In Proceedings of the Design Automation Conference (DAC’10). 332--337.Google Scholar
- A. Schranzhofer, R. Pellizzoni, J.-J. Chen, L. Thiele, and M. Caccamo. 2011. Timing analysis for resource access interference on adaptive resource arbiters. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’11). 213--222.Google Scholar
- J. P. Shen and M. H. Lipasti. 2013. Modern Processor Design: Fundamentals of Superscalar Processors. Waveland Press.Google Scholar
- S. Skalistis and A. Simalatsar. 2016. Worst-case execution time analysis for many-core architectures with NoC. In International Conference on Formal Modeling and Analysis of Timed Systems. 211--227.Google Scholar
- S. Skalistis and A. Simalatsar. 2017. Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’17). 752--757.Google Scholar
- P. Souto, P. B. Sousa, R. I. Davis, K. Bletsas, and E. Tovar. 2015. Overhead-aware schedulability evaluation of semi-partitioned real-time schedulers. In Proceedings of the IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’15). 110--121. Google ScholarDigital Library
- L. R. Still and L. S. Indrusiak. 2018. Memory-aware genetic algorithms for task mapping on hard real-time networks-on-chip. In Proceedings of the Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP’18).Google Scholar
- V. Suhendra, C. Raghavan, and T. Mitra. 2006. Integrated scratchpad memory optimization and task scheduling for mpsoc architectures. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems. ACM, New York, NY, 401--410. Google ScholarDigital Library
- V. Suhendra, A. Roychoudhury, and T. Mitra. 2010. Scratchpad allocation for concurrent embedded software. ACM Transactions on Programming Languages and Systems 32, 4 (April 2010), Article 13, 47 pages. Google ScholarDigital Library
- R. Tabish, R. Mancuso, S. Wasly, A. Alhammad, S. S Phatak, and R. Pellizzoni. 2016. A real-time scratchpad-centric OS for multi-core embedded systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’16).Google Scholar
- P. K. Valsan, H. Yun, and F. Farshchi. 2016. Taming non-blocking caches to improve isolation in multicore real-time systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’16). 1--12.Google Scholar
- P. K. Valsan, H. Yun, and F. Farshchi. 2017. Addressing isolation challenges of non-blocking caches for multicore real-time systems. Real-Time Systems 53, 5 (2017), 673--708.Google ScholarDigital Library
- S. Wasly and R. Pellizzoni. 2014. Hiding memory latency using fixed priority scheduling. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’14). 75--86.Google Scholar
- J. Xiao, S. Altmeyer, and A. Pimentel. 2017. Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’17). 199--208.Google Scholar
- M. Xu, L. T. X. Phan, H. Y. Choi, and I. Lee. 2016. Analysis and implementation of global preemptive fixed-priority scheduling with dynamic cache allocation. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’16). 1--12.Google Scholar
- J. Yan and W. Zhang. 2008. WCET analysis for multi-core processors with shared L2 instruction caches. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’08). 80--89.Google Scholar
- G. Yao, R. Pellizzoni, S. Bak, E. Betti, and M. Caccamo. 2012. Memory-centric scheduling for multicore hard real-time systems. Real-Time Systems 48, 6 (Nov. 2012), 681--715. Google ScholarDigital Library
- G. Yao, R. Pellizzoni, S. Bak, H. Yun, and M. Caccamo. 2016. Global real-time memory-centric scheduling for multicore systems. IEEE Transactions on Computers 65, 9 (Sept. 2016), 2739--2751. Google ScholarDigital Library
- G. Yao, H. Yun, Z. P. Wu, R. Pellizzoni, M. Caccamo, and L. Sha. 2016. Schedulability analysis for memory bandwidth regulated multicore real-time systems. IEEE Transactions on Computers 65, 2 (Feb. 2016), 601--614. Google ScholarDigital Library
- M. K. Yoon, J. E. Kim, and L. Sha. 2011. Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS’11). 227--238.Google Scholar
- H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’14). 155--166.Google Scholar
- H. Yun, R. Pellizzoni, and P. K. Valsan. 2015. Parallelism-aware memory interference delay analysis for cots multicore systems. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’15). IEEE, 184--195.Google Scholar
- H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. 2012. Memory access control in multiprocessor for real-time systems with mixed criticality. In Proceedings of the Euromicro Conference on Real-Time Systems (ECRTS’12). 299--308.Google Scholar
- H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’13), 55--64.Google Scholar
- W. Zhang and J. Yan. 2009. Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In Proceedings of the IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’09). 455--463. Google ScholarDigital Library
- Y. Zhang, Z. Guo, L. Wang, H. Xiong, and Z. Zhang. 2017. Integrating cache-related preemption delay into GEDF analysis for multiprocessor scheduling with on-chip cache. In IEEE Trustcom/BigDataSE/ICESS. 815--822.Google Scholar
- W. Zheng, H. Wu, and C. Nie. 2017. Integrating task scheduling and cache locking for multicore real-time embedded systems. In Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. 71--80.Google Scholar
Index Terms
- A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
Recommendations
Quality of service capabilities for hard real-time applications on multi-core processors
RTNS '13: Proceedings of the 21st International conference on Real-Time Networks and SystemsComputing Worst-Case Execution Times (WCETs) for applications executed on multi-core processors is a challenging topic since possible interferences on shared resources need to be considered. Some approaches are already proposed in literature, but the ...
parMERASA -- Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System DesignEngineers who design hard real-time embedded systems express a need for several times the performance available today while keeping safety as major criterion. A breakthrough in performance is expected by parallelizing hard real-time applications and ...
A Survey of WCET Analysis of Real-Time Operating Systems
ICESS '09: Proceedings of the 2009 International Conference on Embedded Software and SystemsTiming correctness of hard real-time systems is guaranteed by schedulability analysis and worst-case execution time (WCET) analysis of programs. Traditional WCET analysis mainly deals with application programs and has achieved success in industry. ...
Comments