- 1."The AS/X User's Guide", copyright IBM Corporation, 1996.Google Scholar
- 2.J. Cong, L. He, C.-K. Koh, and E H. Madden, "Performance Optimization of VLSI Interconnect Layout", Integration: the VLSI Journal, 21, 1996, pp. 1-94. Google ScholarDigital Library
- 3.W.C. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", J. Applied Physics, 19, 1948, pp. 55-63.Google ScholarCross Ref
- 4.R. Gupta, B. Tutuianu, and L. T. Pileggi, "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", IEEE Transactions on Computer Aided Design, 16(1), pp. 95- 104, 1997. Google ScholarDigital Library
- 5.A.B. Kahng and S. Muddu, "Two-Pole Analysis of Interconnection Trees", Proceedings IEEE Multi-Chip Module Conference, Santa Cruz, February 1995, pp. 105-110.Google Scholar
- 6.A.B. Kahng And S. Muddu, "Accurate Analytical Delay Models for VLSI Interconnects", University of California, Los Angeles, UCLA CS Dept. TR-950034, Sept. 1995.Google Scholar
- 7.A.B. Kahng And S. Muddu, "A General Methodology for Response and Delay Computations in VLSI Interconnects", University of California, Los Angeles, UCLA CS Dept. TR- 940015, 1994.Google Scholar
- 8.A.B. Kahng and S. Muddu, "An Analytical Delay Model for RLC Interconnects", IEEE Trans. on Computer-Aided Design, 16(12) (1997), pp. 1507-1514. Google ScholarDigital Library
- 9.R. Kay and L. Pileggi, "PRIMO: Probability Interpretation of Moments for Delay Calculation", IEEE/ACM Design Automation Conference, 1998, pp. 463-468. Google ScholarDigital Library
- 10.B. Krauter, R. Gupta, J. Willis, and L. T. Pileggi, "Transmission Line Synthesis", IEEE/ACM Design Automation Conference, 1995, pp. 358-363. Google ScholarDigital Library
- 11.T. Lin, E. Acar, and L. Pileggi, "h-gamma: An RC Delay Metric Based on a Gamma Distribution Approximation to the Homogeneous Response", IEEE/ACM International Conference on Computer-Aided Design, pp. 19-25. Google ScholarDigital Library
- 12.Tao Lin, personal communication, December, 1999.Google Scholar
- 13.L. T. Pileggi, "Timing Metrics for Physical Design of Deep Submicron Technologies", International Symposium on Physical Design, 1998, pp. 28-33. Google ScholarDigital Library
- 14.L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transactions on Computer Aided Design, 9(4), pp. 352-366, 1990.Google ScholarCross Ref
- 15.J. Rubenstein, E Penfield, Jr., and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Trans. on Computer- Aided Design, CAD-2, (July 1983), pp. 202-211.Google ScholarDigital Library
- 16.B. Tutuianu, F. Dartu, and L. Pileggi, "Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", IEEE/ACM Design Automation Conference, 1996, pp. 611-616. Google ScholarDigital Library
Recommendations
RC delay metrics for performance optimization
For performance optimization tasks such as floorplanning, placement, buffer insertion, wire sizing, and global routing, the Elmore resistance-capacitance (RC) delay metric remains popular due to its simple closed form expression, fast computation speed, ...
A two moments RC delay metric for performance optimization
ICCAD '00: Proceedings of the 2000 international conference on Computer-aided designFor performance optimization tasks such as floorplanning, placement, buffer insertion, wire sizing, and global routing, the Elmore RC delay metric [3] remains popular due to its simple closed form expression, fast computation speed, and fidelity with ...
An "effective" capacitance based delay metric for RC interconnect
ICCAD '00: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided designEfficient, yet accurate delay estimation for RC interconnect is required for the optimization loop of timing-driven physical design tools. For many applications, the Elmore delay metric [4] has been widely used due to its efficiency and ease of use. ...
Comments