Federico Ficarelli
Daniele Cesarini
ABSTRACT
The new open and royalty-free RISC-V ISA is attracting interest across the whole computing continuum, from microcontrollers to supercomputers. High-performance RISC-V processors and accelerators have been announced, but RISC-V-based HPC systems will need a holistic co-design effort, spanning memory, storage hierarchy interconnects and full software stack. In this paper, we describe Monte Cimone, a fully-operational multi-blade computer prototype and hardware-software test-bed based on U740, a double precision capable multi-core, 64 bit RISC-V SoC. Monte Cimone does not aim to achieve strong floating point performance, but it was built with the purpose of "priming the pipe" and exploring the challenges of integrating a multi-node RISC-V cluster capable of providing an HPC production stack including interconnect, storage and power monitoring infrastructure on RISC-V hardware. We present the results of our hardware/software integration effort, which demonstrate a remarkable level of software and hardware readiness and maturity - showing that the first-generation of RISC-V HPC machines may not be so far in the future.
- The Armida HPC system at E4. https://www.e4company.com/en/2020/06/energy-efficiency-in-the-hpc.Google Scholar
- The Marconi100 HPC system at Cineca. https://www.hpc.cineca.it/hardware/marconi100.Google Scholar
- RISC-V Exchange: Cores & SoCs. https://riscv.org/exchange/cores-socs.Google Scholar
- Andrea Bartolini, Francesco Beneventi, and et al. Paving the Way Toward Energy-Aware and Automated Datacentre. In Proceedings of the 48th International Conference on Parallel Processing: Workshops, ICPP 2019, pages 8:1--8:8, New York, NY, USA, 2019. ACM.Google Scholar
- Alexander Dörflinger, Mark Albers, and et al. A comparative survey of open-source application-class risc-v processor implementations. In Proceedings of the 18th ACM International Conference on Computing Frontiers, CF '21, page 12--20, 2021.Google ScholarDigital Library
- John L. Hennessy and David A. Patterson. A new golden age for computer architecture. Communications of the ACM, 62(2):48--60, 2019.Google ScholarDigital Library
- Michael Malms, Marcin Ostasz, Maike Gilliot, Pascale Bernier-Bruna, Laurent Cargemel, Estela Suarez, Herbert Cornelius, Marc Duranton, Benny Koren, Pascale Rosse-Laurent, et al. ETP4HPC's Strategic Research Agenda for High-Performance Computing in Europe 4. PhD thesis, European Technology Platform for High-Performance Computing (ETP4HPC), 2020.Google Scholar
Index Terms
- Meet Monte Cimone: exploring RISC-V high performance compute clusters
Recommendations
A comparative survey of open-source application-class RISC-V processor implementations
CF '21: Proceedings of the 18th ACM International Conference on Computing FrontiersThe numerous emerging implementations of RISC-V processors and frameworks underline the success of this Instruction Set Architecture (ISA) specification. The free and open source character of many implementations facilitates their adoption in academic ...
Makinote: An FPGA-Based HW/SW Platform for Pre-Silicon Emulation of RISC-V Designs
RAPIDO '24: Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for DesignEmulating chip functionality before silicon production is crucial, especially with the increasing prevalence of RISC-V-based designs. FPGAs are promising candidates for such purposes due to their high-speed and reconfigurable architecture. In this paper,...
Comments