Alan Jay Smith
- AGRA77a AaRAWAL, O. P., ANO POHM, A. V. "Cache memory systems for multiprocessor architecture," in Proc. AFIPS National Computer Conference (Dallas, Tex. June 13-16, 1977), vol. 46, AFIPS Press, Arhngton, Va, pp. 955-964.Google Scholar
- AICH76 AICHELMANN, F.J. Memory prefetch. IBM Tech Disclosure Bull. 18, 11 (April 1976), 3707-3708.Google Scholar
- ALSA78 AL-SAYED, H.S. "Cache memory application to microcomputers," Tech. Rep. 78-6, Dep. of Computer Science, Iowa State Umv, Ames, Iowa, 1978Google Scholar
- ANAC67 ANACKER, W., AND WANG, C. P. Performance evaluation of computing systems with memory hmrarchles. IEEE Trans Comput. TC-16, 6 (Dec. 1967), 764-773.Google Scholar
- ANDE67a ANDERSON, D. W., SPARACIO, F. J., AND TOMASULO, R. M. The IBM System/ 360 Model 91 Machine philosophy and instruction handling. IBM J. Res. Dev. 11, 1 (Jan. 1967), 8-24Google Scholar
- ANDE67b ANDERSON, $. F, EARLE, g. G, GOLD- SCHMIDT, R. E., AND POWERS, D. M. The IBM System/360 Model 91 Floating point execution umt. IBM J Res Dev 11, 1 (Jan. 1967), 34-53Google Scholar
- ARMS81 ARMSTRONG, R. A Applying CAD to gate arrays speeds 32 bit minicomputer demgn. Electrontcs (Jan. 31, 1981), 167- 173.Google Scholar
- AROR72 ARORA, $. R., AND WU, F. L. "Statistical quantification of instruction and operand traces," in Stat~sttcal Computer Performance Evaluation, Freiberger (ed.), pp. 227-239, Academic Press, New York, N Y., 1972Google Scholar
- BADE79 BADEL, M., AND LEROUDIER, J. "Performance evaluation of a cache memory for a minicomputer," in Proc. 4th int. Syrup on Modellmg and Performance Evaluatton of Computer Systerns (Vienna, Austria, Feb. 1979). Google Scholar
- BALZ81a BALZEN, D., GETZLAFF, K. J., HADJU, J., AND KNAUFT, G. Accelerating store m cache operatmns. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5428-5429.Google Scholar
- BALZ81b BALZEN, D., HADJU, J., AND KNAUFT, G. Preventive cast out operations in cache hierarchies. IBM Tech D~sclosure Bull. 23, 12 (May 1981), 5426-5427Google Scholar
- BARS72 BARSAMIAN, H., AND DECEGAMA, A. "System design considerations of cache memories," in Proe IEEE Computer Society Conference (1972), IEEE, New York, pp 107-110Google Scholar
- BEAN79 BEAN, B M., LANOSTON, K, PART- RIDCE, R., SY, K.-B Bins filter memory for Filtering out unnecessary interrogations of cache directories in a multlprocessor system United States Patent 4,- 142,234, Feb. I7, 1979.Google Scholar
- BEDE79 BEDERMAN, S. Cache management system using virtual and real tags m the cache directory. IBM Tech. Dzsclosure Bull. 21, 11 (Aprd 1979), 4541.Google Scholar
- BELA66 BELADY, L A A study of replacement algorithms for a virtual storage computer. IBM Syst. J. 5, 2 (1966), 78-101.Google Scholar
- BELL74 BELL, J, CASASENT, D., AND BELL, C. G. An investigation of alternative cache organizations. IEEE Trans Cornput. TC-23, 4 (Aprfi 1974), 346-351.Google Scholar
- BENN76 BENNETT, B. T., AND FRANACZEK, P A. Cache memory with prefetching of data by priority IBM Tech. D~sclosure Bull. 18, 12 (May 1976), 4231-4232.Google Scholar
- BENN82 BENNETT, B. T, POMERENE, J. H, Pu- ZAK, T. R., AND RECHTSCHAFFEN, e. N. Prefetchmg in a multilevel memory hierarchy. IBM Tech. Dtsclosure Bull. 25, 1 (June 1982), 88Google Scholar
- BERG76 BERt, H. S., AND SUMMERFIELD, A. R. CPU busy not al{ productive utfilzatlon. Share Computer Measurement and Evaluation Newsletter, no 39 (Sept. 1976), 95-97.Google Scholar
- BERG78 BE~cE~, A. L, JR. Increased computer throughput by conditioned memory data prefetching. IBM Tech. D~sclosure Bull 20, 10 (March 1978), 4103.Google Scholar
- BLAZ80 BLAZEJEWSKI, T. J., DOBRZYNSKI, $. M, AND WATSON, W.D. Instruction buffer with simultaneous storage and fetch operations. IBM Tech. D~sclosure Bull. 23, 2 (july 1980), 670-672.Google Scholar
- BLOU80 BLOUNT, F T., BULLIONS, R. J., MAR- TIN, D B., MCGILVRAY, B L., AND RO- BINSON, J.R. Deferred cache storing method. IBM Tech. D~sclosure Bull 23, I (June 1980), 262-263Google Scholar
- BOLA67 BOLAND, L J., GRANITO, G. D., MAR- COTTE, A V., MESSINA, B. U, AND SMITH, J W. The IBM System/360 Model 91 Storage system. IBM J Res Dev. 11, I (Jan 1967), 54-68.Google Scholar
- BORG79 BORCERSON, B. R., GODFREY, M. D, HAGERTY, P. E, RYKKEN, T R. "The architecture of the Sperry Univac 1100 series systems," m Proc. 6th Annual Syrup Computer Architecture (Aprd 23- 25, 1979), ACM, New York, N.Y., pp. 137-146. Google Scholar
- CAMP76 CAMPBELL, J. E., STROHM, W. G., AND TEMPLE, Z. L Most recent class used search algorithm for a memory cache. IBM Tech. D~sclosure Bull. 18, 10 (March 1976), 3307-3308.Google Scholar
- CDC74 CONTROL DATA CORP Control Data 6000 Series Computer Systems Reference Manual Arden Hills, Minn., 1974.Google Scholar
- CENS78 CENSIER, L., ANO FEAUTRiER, P. A new solution to coherence problems in multmache systems. IEEE Trans. Cornput. TC-27, 12 (Dec. 1978), 1112-1118.Google Scholar
- CHIA75 CHIA, D K. Optrmum implementation of LRU hardware for a 4-way set-assocIative memory. IBM Tech. D~sclosure Bull 17, 11 (April 1975), 3161-3163.Google Scholar
- CHOW75 CHOW, C.K. Determining the optimum capacity of a cache memory. IBM Tech D~sclosure Bull. 17, 10 (March 1975), 3163-3166.Google Scholar
- CHOW76 CHOW, C.K. Determination of cache's capacity and its matching storage hierarchy, iEEE Trans. Comput. TC-25, 2 (Feb. 1976), 157-164.Google Scholar
- CHU76 CHU, W. W., AND OPDERBECK, H Program behavior and the page fault frequency replacement algorithm. Computer 9, 11 (Nov. 1976), 29-38Google Scholar
- CLAR81 CLARK, D W, LAMPSON, B. W, PIER, K.A. The memory system of a high performance personal computer. IEEE Trans Comput. TC-30, 10 (Oct. 1981), 715-733Google Scholar
- CLAR82 CLARK, D. W Cache performance in the VAX-11/780. To appear in ACM Trans Comp. Syst. 1, I (Feb. 1983). Google Scholar
- COFF73 COFFMAN, E. G., AND DENNING, P J. Operating Systems Theory. Prentlce-Hall, Englewood Chffs, N.J, 1973. Google Scholar
- CONT68 CONTI, C. J., GIBSON, D. H., AND PIT- KOWSKY, S. H. Structural aspects of the system/360 Model 85 IBM Syst. J. 7, 1 (1968), 2-21Google Scholar
- CONT69 CONTI, C.J. Concepts for buffer storage IEEE Computer Group News 2, 8 (March 1969), 9-13Google Scholar
- COSC81 COSCARELLA, A S., AND SELLERS, F F. System for purging TLB. IBM Tech. D~sclosure Bull 24, 2 (July 1981), 910- 911.Google Scholar
- CRAY76 CRAY RESEARCH, INC. Cray-1 Computer System Reference Manual. Bloommgton, Minn., 1976.Google Scholar
- DEC78 DIGITAL EQUirMENT CORP. "TB/ Cache/SBI Control Technical Description--Vax-ll/780 Implementation," Document No. EK-MM780-TD-001, First Edition (Aprfi 1978), Digital Equipment Corp., Maynard, Mass., 1978.Google Scholar
- DENN68 DENNING, P.J. The working set model for program behavior. Commun. A CM 11, 5 (May 1968), 323-333. Google Scholar
- DENN72 DENNING, P.J. "On modehng program behawor," in Proc Spring Joint Computer Conference, vol. 40, AFIPS Press, Arlington, Va., 1972, pp. 937-944.Google Scholar
- DIET74 DIETHELM, M. A. "Level 66 cache memory," Tech. Info. Notepad 1-114, Honeywell, Phoenix, Ariz., Aprd, 1974.Google Scholar
- DITZ82 DITZEL, D.R. "Register allocation for free: The C machine stack cache," in Proc Syrup on Architectural Support for Programming Languages and Operatmg Systems (Palo Alto, Calif., March 1-3, 1982), ACM, New York, N.Y., 1982. Google Scholar
- DRIM81a DRIMAK, E. G., DUTTON, P. F., HICKS, G L., AND SITLER, W. R Multiprocessor locking with a bypass for channel references. IBM Tech. D~sclosure Bull. 23, 12 (May 1981), 5329-5331.Google Scholar
- DRIM81b DRIMAK, E. G., DUTTON, P. F., AND SITLER, W. R. Attached processor simultaneous data searching and transfer via main storage controls and intercache transfer controls. IBM Tech. Disclosure Bull. 24, 1A (June 1981), 26-27.Google Scholar
- DRIS80 DRISCOLL, G C., MATICK, R. E, PUZAK, T. R., AND SHEDLETSK~, J. J. Split cache with variable interleave boundary. IBM Tech Dzsclosure Bull. 22, 11 (April 1980), 5183-5186.Google Scholar
- DUBO82 DUBOiS, M., AND BRIGGS, F. A. "Effects of cache concurrency in multiprocessors," in Proc. 9th Annual Symp. Computer Architecture (Austin, Texas, April, 1982), ACM, New York, N.Y, 1982, pp. 292-308. Google Scholar
- EAST75 EASTON, M. C., AND FAGIN, R "Coldstart vs. warm-start miss ratios and multlprogramming performance," IBM Res. Rep RC 5715, Nov., 1975.Google Scholar
- EAST78 EASTON, M C. Computation of cold start miss ratios. IEEE Trans. Comput TC-27, 5 (May 1978), 404-408.Google Scholar
- ELEC76 ELECTRONICS MAGAZINE Altering computer architecture is way to raise throughput, suggests IBM researchers. Dec. 23, 1976, 30-31.Google Scholar
- ELEC81 ELECTRONICS New TI 16-bit machine has on-chip memory. Nov 3, 1981, 57.Google Scholar
- ENGE73 ENaER, T.A. Paged control store prefetch mechamsm. IBM Tech Disclosure Bull. 16, 7 (Dec. 1973), 2140-2141.Google Scholar
- FAVR78 FAVRE, P., AND KUHNE, R. Fast memory organization. IBM Tech. D,sclosure Bull. 21, 2 (July 1978), 649-650.Google Scholar
- FUKU77 FUKUNAGA, K., AND KASAI, T. "The efficient use of buffer storage," in Proc. ACM 1977 Annual Conference (Seattle, Wa., Oct. 16-19, 1977), ACM, New York, N.Y., pp. 399-403. Google Scholar
- FURN78 FURNEY, R.W. Selection of least recently used slot with bad entry and locked slots involved. IBM Tech D~sclosure Bull. 21, 6 (Nov. 1978), 290.Google Scholar
- GECS74 GECSEI, J. Determining hit ratios for multilevel hierarchies. IBM J. Res. Dev. 18, 4 (July 1974), 316-327.Google Scholar
- GIBS67 GIBSON, D H. "Consideration ,n blockoriented systems design," in Proc Spring Jt Computer Conf, vol 30, ~ Thompson Books, Washington, D.C., 1967, pp. 75-80Google Scholar
- GIND77 GINDELE, J.D. Buffer block prefetching method. IBM Tech Disclosure Bull. 20, 2 (July 1977), 696-697Google Scholar
- GREE74 GREENBERG, B. S. "An experimental analysis of program reference patterns in the multlcs virtual memory," Project MAC Tech Rep. MAC-TR-127, 1974. Google Scholar
- GUST82 GUSTAFSON, R. N., AND SrARACIO, F. J. IBM 3081 processor unit: Design considerations and desgn process. IBM J Res. Dev. 26, 1 (Jan. 1982), 12-21.Google Scholar
- HAIL79 HAILPERN, B., AND HITSON, B. "S-1 architecture manual," Tech. Rep No 161, Computer Systems Laboratory, Stanford Univ., Stanford, Calif., Jan, 1979. Google Scholar
- HARD75 HARDING, W.J. "Hardware Controlled Memory Hierarchies and Their Performance.'' Ph.D. dmsertatlon, Arizona State Univ., Dec., 1975. Google Scholar
- HARD80 HARDING, W. J, MACDOUGALL, M. H., RAYMOND, W. J. "Emprrlcal estnnation of cache miss ratios as a function of cache size," Tech. Rep. PN 820-420-700A (Sept. 26, 1980), Amdahl Corp.Google Scholar
- HOEV81a HOEVr. L, L W., AND VOLDMAN, J. Mechanism for cache replacement and prefetchmg driven by heuristic estimation of operating system behavior. IBM Tech Dtsclosure Bull. 23, 8 (Jan. 1981), 3923.Google Scholar
- HOEV81b HOEVEL, L W., AND VOLDMAN, J Cache hne reclamation and cast out avoidance under operating system control. IBM Tech. D~sclosure Bull. 23, 8 (Jan. 1981), 3912.Google Scholar
- IBBE72 IBBET, R. The MU5 instruction pipeline. Comput. J 15, 1 (Jan. 1972), 42-50.Google Scholar
- IBBE77 IBBET, R. N., AND HUSBAND, M. A. The MU5 name store Comput. J. 20, 3 (Aug. 1977), 227-231.Google Scholar
- IBM71 IBM "IBM system/360 and System/ 370 Model 195 Functional characteristics," Form GA22-6943-2 (Nov. 1971), IBM, Armonk, N.Y.Google Scholar
- IBM75 IBM "IBM System/370 Model 168 Theory of Operation/Diagrams Manual--Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsin, N.Y., 1975.Google Scholar
- IBM78 IBM "3033 Processor Complex, The- Dry of Operation/Diagrams Manual-- Processor Storage Control Function (PSCF)," vol. 4, IBM, Poughkeepsie, N.Y., 1978.Google Scholar
- IBM82 IBM "IBM 3081 Functional characteristics," Form GA22-7076, IBM, Poughkeepsie, N.Y., 1982.Google Scholar
- JOHN81 JOHNSON, R.C. Microsystems exploit mainframe methods. Electronws, Aug. 11, 1981, 119-127Google Scholar
- JONE76 JONES, J. D., JUNOO, D. M, PARTRIDCE, R. L., AND SHAWLEY, B. L Updating cache data arrays w~th data stored by other CPUs. IBM Tech. D~sclosure Bull. 19, 2 (July 1976), 594-596.Google Scholar
- JONE77a JONES, J. D, AND JUNOD, D M. Cache address directory invalidation scheme for multiprocessing system. IBM Tech. Disclosure Bull. 20, 1 (June 1977), 295- 296.Google Scholar
- JONE77b JONES, J D., AND JUNOD, D. M. Pretest lookaside buffer. IBM Tech D~sclosure Bull. 20, 1 (June 1977), 297-298.Google Scholar
- KAPL73 KAPLAN, K. R, AND WINDER, R O. Cache-based computer systems. IEEE Computer 6, 3 (March 1973), 30-36Google Scholar
- KOBA80 KOBAYASHI, M. "An algorithm to measure the buffer growth function," Tech. Rep. PN 820413-700A (Aug. 8, 1980), Amdahl CorpGoogle Scholar
- KONE80 KONEN, D. H., MARTIN, D. B., Mc- GILVRAY, B. L., AND TOMASULO, R. M. Demand driven instruction fetching inhibit mechanism. IBM Tech D~sclosure Bull. 23, 2 (July 1980), 716-717Google Scholar
- KROF81 KROFT, D. "Lockup-free instruction fetch/prefetch cache organization," in Proc. 8th Annual Syrup. Computer Architecture (Mlnneapohs, Minn., May 12- 14, 1981), ACM, New York, N Y., pp. 81- 87. Google Scholar
- KUMA79 KUMAR, B. "A model of spatial locality and its apphcation to cache design," Tech Rep. (unpubl.), Computer Systems Laboratory, Stanford Umv., Stanford, Calif., 1979.Google Scholar
- LAFF81 LAFFITTE, D. S., AND GUTTAO, K M. Fast on-chip memory extends 16 bit farofly's reach. Electronws, Feb. 24, 1981, 157-161.Google Scholar
- LAMP80 LAMPSON, B W, AND PIER, K.A. "A processor for a high-performance personal computer," in Proc. 7th Annual Syrup. Computer Architecture (May 6-8, 1980), ACM, New York, N Y, pp 146- 160. Google Scholar
- LEE69 LEE, F.F. Study of "look-aside" memory. IEEE Trans. Comput. TC-18, 11 (Nov 1969), 1062-1064Google Scholar
- LEE80 LEE, J M., AND WEINBERGER, A. A solution to the synonym problem. IBM Tech. D~sclosure Bull. 22, 8A (Jan 1980), 3331-3333.Google Scholar
- LEE82 LEE, J. K. F., AND SMITH, A. J. "Analysis of branch prediction strategies and branch target buffer design," Tech. Rep., Umv. of Calif., Berkeley, Calif, 1982. Google Scholar
- LEHM78 LEHMAN, A., AND SCHMID, D. "The performance of small cache memories in minicomputer systems with several processors,'' in D~g~tal Memory and Storage. Springer-Verlag, New York, 1978, pp. 391-407.Google Scholar
- LEHM80 LEHMANN, A. Performance evaluation and prediction of storage hierarchies. Source unknown, 1980, pp. 43-54. Google Scholar
- LEWI71 LEwis, P. A. W., AND YUE, P. C. "Statistical analysis of program reference patterns in a paging environment," in Proc IEEE Computer Socwty Conference, IEEE, New York, N Y., 1971.Google Scholar
- LEWI73 LswIs, P. A. W., AND SHEDLER, G. S. Empirically derived micro models for sequences of page exceptions. IBM J. Res. Dev. 17, 2 (March 1973), 86-100.Google Scholar
- LIND81 LINOSAY, D C. Cache memories for microprocessors. Computer Architecture News 9, 5 (Aug. 1981), 6-13.Google Scholar
- LIPT68 LIPTAY, J. S Structural aspects of the System/360 Model 85, II the cache. IBM Syst J. 7, i (1968), 15-21Google Scholar
- LIU82 LIu, L. Cache-splitting with information of Xi-sensmvity m tightly coupled multlprocessing systems IBM Tech. Dtsclosure Bull 25, 1 (June 1982), 54- 55Google Scholar
- LOSQ82 LOSQ, J. J., PARKS, L S., SACHAR, H. E, AND YAMOUR, J. Conditmnal cache miss facdlty for handling short/long cache requests. IBM Tech. Disclosure Bull. 25, 1 (June 1982), 110-111Google Scholar
- LUDL77 LUDLOW, D M., AND MOORE, B. B. Channel DAT with pin bits. IBM Tech. Dtsclosure Bull 20, 2 (July 1977), 683.Google Scholar
- MACD79 MACDOUGALL, M. H. "The stack growth function model," Tech. Rep. 820228-700A (April 1979), Amdahl Corp.Google Scholar
- MARU75 MARUYAMA, K rnLRU page replacement algorithm in terms of the reference matrix. IBM Tech D~sclosure Bull 17, 10 (March 1975), 3101-3103.Google Scholar
- MARU76 MARUYAMA, K. implementatmn of the stack operation circuit for the LRU algorlthm. IBM Tech Dtsclosure Bull. 19, I (June 1976), 321-325Google Scholar
- MATT71 MATTSON, R. L. Evaluation of multilevel memories. IEEE Trans Magnetws MAG-7, 4 (Dec. 1971), 814-819.Google Scholar
- MATT70 MATTSON, R. L., GECSF. I, J., SLUTZ, D. R., AND TRAiGER, I. L Evaluation techniques for storage hierarchies. IBM Syst J. 9, 2 (1970), 78-117.Google Scholar
- MAZA77 MAZARE, G "A few examples of how to use a symmetrical multi-micro-processor," in Proc 4th Annual Syrup. Computer Archttecture (March 1977), A CM, New York, N.Y., pp. 57-62. Google Scholar
- MCWI77 MCWILLIAMS, T., WIDDOES, L C., AND WOOD, L "Advanced digital processor technology base development for navy applications: The S-1 Processor," Tech rep. UCIO-17705, Lawrence Livermore Laboratory, Sept, 1977.Google Scholar
- MEAD70 MEADE, R.M. "On memory system design," in Proc. Fall Jotnt Computer Conference, vol. 37, AFIPS Press, Arlington, Va., 1970, pp. 33-43Google Scholar
- MILA75 MILANDRE, G., AND MIKKOR, R. "VS2- R2 experience at the Univermty of Toronto Computer Centre," in Share 44 Proc. (Los Angeles, Cahf, March, 1975), pp. 1887-1895.Google Scholar
- MORR79 MORRIS, D., AND IBBETT, R. N. The MU5 Computer System. Springer-Verlag, New York, 1979.Google Scholar
- NGAI81 NGAI, C. H., AND WASSEL, E R. Shadow directory for attached processor system. IBM Tech. Disclosure Bull 23, 8 (Jan. 1981), 3667-3668.Google Scholar
- NGAI82 NGAi, C. H., AND WASSEL, E.R. Twolevel DLAT hierarchy. IBM Tech. Dts. closure Bull. 24, 9 (Feb. 1982), 4714- 4715.Google Scholar
- OHNO77 OHNO, N., AND HAKOZAKI, K. Pseudo random access memory system with CCD-SR and MOS RAM on a chip. 1977Google Scholar
- OLBE79 OLBERT, A.G. Fast DLAT load for V = R translations. IBM Tech. Disclosure Bull 22, 4 (Sept. 1979), 1434Google Scholar
- PERK80 PERKISS, D.R. "The Design and Management of Predictive Caches." Ph D. dissertation, Univ of Calif., San Diego, Calif, 1980. Google Scholar
- PEUT77 PEUTO, B. L., AND SHUSTEK, L.J. "An instruction timing model of CPU performance," in Proc. 4th Annual Symp. Computer Architecture (March 1977), ACM, New York, N.Y., pp. 165-178. Google Scholar
- POHM73 POHM, A. V., AGRAWAL, O P., CHENG, C.-W., AND SHIMP, A. C. An efficient flexible buffered memory system. IEEE Trans. Magnetics MAG-9, 3 (Sept. 1973), 173-179.Google Scholar
- POHM75 POHM, A. V., AORAWAL, O. P., AND MON- ROE, R.N. "The cost and performance tradeoffs of buffered memories," in Proc IEEE 63, 8 (Aug. 1975), pp. 1129-1135.Google Scholar
- POHM82 POHM, A. V., AND AGRAWAL, O.P. "A cache technique for bus oriented multiprocessor systems," m Proc. Compcon82 (San Francisco, Calif., Feb. 1982), IEEE, New York, pp. 62-66.Google Scholar
- POME80a POMERENE, j. H., AND RECHT$CHAFFEN, R Reducing cache misses in a branch history table machine. IBM Tech Dtsclosure Bull. 23, 2 (July 1980), 853.Google Scholar
- POME80b POMERENE, J. H., AND RECHTSCHAFFEN, R N. Base/&splacement lookahead buffer. IBM Tech. Disclosure Bull. 22, 11 (April 1980), 5182.Google Scholar
- POWE77 POWSLL, M.L. "The DEMOS File system,'' m Proc 6th Syrup. on Operating Systems Principles (West LaFayette, ind., Nov. 16-18,1977), ACM, New York, N.Y., pp. 33-42. Google Scholar
- RADI82 RADIN, G. M. "The 801 mmicomputer," in Proc Syrup. on Architectural Support for Programming Languages and Operattng Systems (Palo Alto, Calif., March 1-3, 1982), ACM, New York, N.Y., pp 39-47. Google Scholar
- RAMA81 RAMAMOHANARAO, K., AND SACKS- DAVIS, R. Hardware address translation for machines with a large virtual memory. Inf. Process. Lett. 13, 1 (Oct. 1981), 23-29.Google Scholar
- RAU76 RAu, B.R. "Sequential prefetch strategies for mstnlctions and data," Digital ~ systems laboratory tech. rep. 131 (1976), Stanford Univ., Stanford, Ca}if Google Scholar
- REIL82 REILLY, J., SUTTON, A., NASSER, R, AND GmSCOM, R. Processor controller for the IBM 3081. IBM J. Res Dev. 26, 1 (Jan. 1982), 22-29.Google Scholar
- RIS77 Rm, F. N., AND WARREN, H S, JR. Read-constant control line to cache. IBM Tech Desclosure Bull. 20, 6 (Nov. 1977), 2509-2510Google Scholar
- ROSS79 ROSSMAN, G. Private communication. Palyn Associates, San Jose, Calif., 1979.Google Scholar
- SALT74 SALTZER, J.H. "A simple linear model of demand paging performance, Commun. ACM 17, 4 (Aprd 1974), 181-186. Google Scholar
- SATY81 SATYANARAYANAN, M., AND BHANDAR- KAR, D. Design trade-offs m VAX-11 translation buffer organization. IEEE Computer (Dec. 1981), 103-111.Google Scholar
- SCHR71 SCHROEDER, M. D. "Performance of the GE-645 associative memory while multics is m operaUon," m Proc. 1971 Conference on Computer Performance Evaluatwn (Harvard Univ, Cambridge, Mass.), pp. 227-245. Google Scholar
- SHED76 SHEOLSR, G. S., AND SLUTZ, D. R. Derivation of miss ratios for merged access streams. IBM J Res. Dev. 20, 5 (Sept. 1976), 505-517.Google Scholar
- SLUT72 SLUTZ, D. R, AND TRAIGER, I. L. "Evaluation techmques for cache memory hierarchies," IBM Res. Rep. RJ 1045, May, 1972.Google Scholar
- SMIT78a SMITH, A. J A comparative study of set associative memory mapping algorithms and their use for cache and main memory. IEEE Trans. Sofiw. Eng SE- 4, 2 (March 1978), 121-130Google Scholar
- SMIT78b SMITH, A.J. Sequential program prefetching in memory hierarchies. IEEE Computer 11, 12 (Dec. 1978), 7-21Google Scholar
- SMIT78c SMITH, A J Sequentiahty and prefetching in database systems. ACM Trans. Database Syst. 3, 3 (Sept 1978), 223-247. Google Scholar
- SMIT78d SMITH, A J. Bibliography on paging and related topics. Operating Systems Revtew 12, 4 (Oct. 1978), 39-56. Google Scholar
- SMIT79 SMITH, A J. Characterizing the storage process and its effect on the update of mare memory by write-through J. ACM 26, i (Jan. 1979), 6-27. Google Scholar
- SNOW78 SNOW, E. A., AND SIEWIOREK, D. P. "Impact of implementation design tradeoffs on performance The PDP-11, A case study," Dep. of Computer Science Report (Feb. 1978), Carnegie-Mellon University, Pittsburgh, PaGoogle Scholar
- SPAR78 SPARACIO, F J. Data processing system with second level cache. 'IBM Tech Drsclosure Bull 21, 6 (Nov. 1978), 2468- 2469.Google Scholar
- STEV81 STEVENSON, D. "Vrrtua} memory on the Z8003," m Proc IEEE Compcon (San Francmco, Calff, Feb. 1981), pp 355-357Google Scholar
- STRE76 STRECKER, W.D. "Cache memories for PDP-11 famfiy computers," in Proc. 3rd Annual Syrup. Computer Architecture (Jan. 19-21, i976), ACM. New York, N.Y, pp. 155-158. Google Scholar
- TANG76 TANG, C K. "Cache system design in the tightly coupled multiprocessor system,'' m Proc. AFIPS Natwnal Computer Conference (New York City, New York, June 7-10, 1976), vol. 45, AFIPS Press, Arlington, Va, pp. 749-753.Google Scholar
- THAK78 THAKKAR, S. S. "InvesUgation of Buffer Store Orgamzation." Master's of science thesis, Victoria University of Manchester, England, October, 1978.Google Scholar
- TOMA67 TOMASULO, R. M An efficient algorithm for exploiting multiple arithmetic units. IBM J Res. Dev 11, 1 (Jan. 1967), 25-33.Google Scholar
- WILK71 WILKES, M. V. Slave memories and segmentation IEEE Trans Comput (June 1971), 674-675.Google Scholar
- WIND73 WINDER, R. O. A data base for computer performance evaluation. IEEE Computer 6, 3 (March 1973), 25-29.Google Scholar
- YAMO80 YAMOUR, J. Odd/even interleave cache with opt~nal hardware array cost, cycle tune and variable data part width. IBM Tech. Dtsclosure Bull 23, 7B (Dec. 1980), 3461-3463.Google Scholar
- YEN81 YEN, W. C., AND Fu, K.S. "Analysis of multiprocessor cache organizations with alternative roam memory update policies,'' In Proc 8th Annual Syrup. Computer Architecture (Minneapolis, Minn., May 12-14, 1981), ACM, New York, N Y., pp. 89-105. Google Scholar
- YUVA75 YUVAL, A. "165/HSB analysis," Share Inc., Computer Measurement and Eva}- uation, Selected Papers from the Share Project, vol iii, pp. 595-606, 1975.Google Scholar
- ZOLN81 ZOLNOWSKY, j. "Philosophy of the MC68451 memory management unit," in Proc. IEEE Compcon (San Francasco, Calff, Feb. 1981), IEEE, New York, pp. 358-361. BIBLIOGRAPHYGoogle Scholar
- ACKL75 ACKLAND, B. D., AND PUCKNELL, I). A. Studies of cache store behavior in a real time minicomputer environment. Electronws Letters 11, 24 (Nov. 1975), 588-590.Google Scholar
- ACKL79 ACKLAND, B.D. "A bit-slice cache controller," in Proc. 6th Annual Syrup. Computer Architecture (April 23-25, 1979), ACM, New York, N.Y., pp 75-82. Google Scholar
- AGRA77b AGRAWAL, O. P., ZINGG, R. J., POHM, A. V. "Applicability of 'cache' memories to dechcated muluprocessor systems," in Proc. IEEE Computer Socwty Confer- ~ ence (San Francisco, Calif., Spring 1977), IEEE, New York, pp 74-76Google Scholar
- AMDA76 AMDAHL CORP. 470V/6 Machine Reference Manual. 1976.Google Scholar
- BELL71 BELL, C G., AND CASASENT, D. Implementation of a buffer memory in mmicomputers. Comput Des 10, (Nov. 1971), 83-89.Google Scholar
- BLOO61 BLOOM, L, COHEN, M., AND PORTER, S. "Considerations in the design of a computer with bagh logic-to-memory speed ratio," in Proc Gigacycle Computmg Systems (Jan. 1962), AIEE Special Publication S-136, pp. 53-63.Google Scholar
- BORG81 BORCWARDT, P A. "Cache structures based on the execuUon stack for high level languages," Tech Rep. 81-08-04, Dep. of Computer Scmnce, Umv. of Washington, Seattle, Wa., 1981Google Scholar
- BRIG81 BRIGGS, F. A., AND DUBOIS, M. "Performance of cache-based multiprocessors," in Proc A CM/SIGMETRICS Conf. on Measurement and Modehng of Computer Systems (Las Vegas, NED., Sept. 14-16, 1981), ACM, New York, N.Y., 181-190. Google Scholar
- CANN81 CANNON, J. W., GRIMES, D. W., AND HERMANN, B. D Storage protect operations. IBM Tech D~sclosure Bull. 24, 2 (July 1981), 1184-1186Google Scholar
- CAPO81 CAPOWSKI, R. S., DrVEER, J A., HEL- LER, A. R., AND MESCm, J. W. Dynamic address translator for I/O channels. IBM Tech. D~sclosure Bull 23, 12 (May 1981), 5503-5508.Google Scholar
- CASP79 CASPERS, P. G., FAIX, M., GOETZE, V., AND ULLAND, H. Cache resident processor registers IBM Tech D~sclosure Bull 22, 6 (Nov. 1979), 2317-2318.Google Scholar
- CORD81 CORDERO, H, AND CHAMBERS, J B. Second group of IBM 4341 machines outdoes the first. Electronws (Aprrl 7, 1981), 149-152.Google Scholar
- ELLE79 ELLER, J. E., IlI "Cache design and the X-tree high speed memory buffers." Master's of science project report, Compurer Scmnce Division, EECS Department, Umv of Calif., Berkeley, Calif., Sept, 1979.Google Scholar
- FARI80 FARIS, S M, HENKELS, W H, VALSA- MAKIS, E. A., AND ZAPPE, H.H. Basic design of a Josephson technology cache memory. IBM J Res. Dev 24, 2 (March 1980), 143-154.Google Scholar
- FARM81 FARMER, D. Comparing the 4341 and M80/42. Computerworld, Feb. 9, 1981.Google Scholar
- FERE79 FERETICH, R. A., AND SACHAR, H. E. Interleaved multiple speed memory controls with high speed buffer IBM Tech. Disc. Bull. 22, 5 (Octo. i979), 1999-2000.Google Scholar
- GARC78 GARCIA, L. C. Instruction buffer design. IBM Tech. D~sclosure Bull. 20, llb (April 1978), 4832-4833.Google Scholar
- HEST78 HESTER, R. L., AND MOYER, J.T. Split cycle for a shared data buffer array. IBM Tech. Dtsclosure Bull. 21, 6 (Nov. 1978), 2293-2294.Google Scholar
- HOFF81 HOFFMAN, R. L., MITCHELL, G. R., AND SOL?IS, F.G. Reference and change bit recording IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5516-5519.Google Scholar
- HRUS81 HRUSTICH, J., AND SITLER, W. R. Cache reconfiguration. IBM Tech. Drselosure Bull. 23, 9 (Feb. 1981), 4117- 4118Google Scholar
- IBM70 IBM "IBM field engineering theory of operation, System/360, Model 195 storage control unit buffer storage," ~ncst edition (Aug 1970), IBM, Poughkeepsie, N.Y.Google Scholar
- IIZU73 hZUKA, H., AND TERU, T. Cache memory sunulation by a new method of address pattern generation. J. IPSJ 14, 9 (1973), 669-676.Google Scholar
- KNEP79 KNEPrER, R. W. Cache bit selection crrcult. IBM Tech. D~sclosure Bull. 22, 1 (June 1979), 142-143.Google Scholar
- KNOK69 KNOKE, P. "An analysis of buffered memories," in Proc. 2nd Hawa~ Int Conf. on System Sciences (Jan. 1969), pp. 397-400.Google Scholar
- KOTO76 KOTOK, A. "Lecture notes for CS252," course notes (Spring 1976), Univ. of Calff, Berkeley, Calif., 1976.Google Scholar
- LANG75 LANGE, R. E, DIETHELM, M. A., ISH- MAEL, P C. Cache memory store in a processor of a data processmg system United States Patent 3,896,419, July, 1975.Google Scholar
- LARN80 LARNER, R. A., LASSETTRE, E R., MOORE, B B., AND STRICKLAND, J. P. Channel DAT and page pinning for block unit transfers IBM Tech D~sclosure Bull. 23, 2 (July 1980), 704-705.Google Scholar
- LEE80 LEE, P. A., GHANI, N., AND HERON, K. A recovery cache for the PDP-11. IEEE Trans. Comput TC-29, 6 (June 1980), 546-549.Google Scholar
- LORI80 LORIN, H., AND GOLDSTEIN, B. "An inversion of the memory hierarchy," IBM Res. Rep. RC 8171, March, 1980.Google Scholar
- MADD81 MADDOCK, R. F., MARKS, B. L., MIN- SHULL, J F., AND PINNELL, M. C. Hardware address relocatwn for variable length segments. IBM Tech. Disclosure Bull 23, 11 (April 1981), 5186-5187Google Scholar
- MATH81 MATHIS, J. R, MAYFIELD, M. g., AND ROWLAND, R. E Reference associaUve cache mappmg. IBM Tech. Disclosure Bull 23, 9 (Feb. 1981), 3969-3971Google Scholar
- MEAD71 MEADE, R. M Deign approaches for cache memory control. Comput Des. 10, 1 (Jan 1971), 87-93Google Scholar
- MERR74 MERRm, B 370/168 cache memory performance. Share Computer Measurement and Evaluation Newsletter, no. 26 (July 1974), 98-101.Google Scholar
- MOOR80 MOORE, B B, RODELL, J. T., SUTTON, A. J., AND VOWr. LL, J.D. Vary storage physical on/off line m a non-storethrough cache system. IBM Tech. Disclosure Bull. 23, 7B (Dec. 1980), 3329Google Scholar
- NAKA74 NAKAMURA, T., HAGIWARA, H., KITA- GAWE, H., AND KANAZAWE, M. Simulation of a computer system with buffer memory. J IPSJ 15, I (1974), 26-33.Google Scholar
- NGAI80 NCAI, C. H., AND SITLER, W.R. Twobit DLAT LRU algorithm. IBM Tech Disclosure Bull 22, 10 (March 1980), 4488-4490.Google Scholar
- RAO75 Rio, G. S. "Performance analysis of cache memories," Digital Systems Laboratory Tech. Rep. 110 (Aug 1975), Stanford Univ., Stanford, CalifGoogle Scholar
- RECH80 RECHTSCHAFFEN, R. N. Using a branch history table to prefetch cache lines. IBM Tech Disclosure Bull 22, 12 (May 1980), 5539.Google Scholar
- SCHU78 SCHUENEMANN, C. Fast address translation in systems using virtual addresses and a cache memory. IBM Tech Disclosure Bull. 21, 2 (Jan. 1978), 663-664.Google Scholar
- THRE82 THREEWlTT, B A VLSI approach to cache memory. Comput. Des. (Jan. 1982), 169-173.Google Scholar
- TRED77 TREOENNWK, H. L, AND WELCH, T. A. "High-speed buffering for variable length aperands," in Proc. 4th Annual Syrup. Computer Architecture (March 1977), ACM, New York, N.Y., pp 205- 210. Google Scholar
- VOLD81a VOLDMAN, J., AND HOEVEL, L. W. "The fourier cache connecUon," in Proc. IEEE Compcon (San Francisco, Calif., Feb. 1981), IEEE, New York, pp. 344-354Google Scholar
- VOLD81b VOLDMAN, J,.aND HOEVEL, L.W. The software-cache connection. IBM J Res. Dev. 25, 6 (Nov. 1981), 877-893.Google Scholar
- WILK65 WILKES, M.V. Slave memories and dynamic storage allocation. IEEE Trans. Comput.j TC-14, 2 (April 1965), 270-271.Google Scholar
Recommendations
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management
Hybrid main memories composed of DRAM as a cache to scalable non-volatile memories such as phase-change memory (PCM) can provide much larger storage capacity than traditional main memories. A key challenge for enabling high-performance and scalable ...
Comments