William D. Strecker
- 1 BELL, J., CASASENT, D., AND BELL, C. G. An investigation of alternative cache organizations. IEEE Trans. Comp. C-23, 4 (April 1974).Google Scholar
- 2 CONTI, C. J. Concepts for buffer storage. Computer Group News 2, 9 (March 1969).Google Scholar
- 3 EASTON, M.C. Computation of cold-start miss ratios. IEEE Trans. Comp. C-27, 5 (May 1978).Google Scholar
- 4 EASTON, M. C. AND FAGIN, R. Cold-start vs. warm-start miss ratios. Commun. ACM 21, 10 (Oct. 1978), 866-871. Google Scholar
- 5 KAPLAN, K. R. Cache System Studies. Reprint RE-16-6-6, RCA Corporate Engineering Services, 1971.Google Scholar
- 6 KLEINROCK, L. Queueing Systems, vol. 2, Wiley, New York, 1976, pp. 56-62.Google Scholar
- 7 SALTZER, J. H. A simple linear model of demand paging performance. Commun. A CM 17, 4 (April 1974), 181-186. Google Scholar
- 8 SMITH, A. J. Set associative memory mapping algorithms. IEEE Trans. Softw. Eng. SE.4, 2 (March 1978).Google Scholar
- 9 SMITH, A. J. Cache memories. Comp. Surv. 14, 3 (Sept. 1982), 473-530. Google Scholar
- 10 STRECKER, W. D. Cache memories for PDP-11 family computers. In Proc. 3rd Annual Symposium on Computer Architecture, 1976. Google Scholar
- 11 TURNER, R. AND STRECKER, W. D. Use of LRU stack depth distribution for simulation of paging behavior. Commun. ACM 20, 11 (Nov. 1977), 795-798. Google Scholar
Index Terms
- Transient behavior of cache memories
Recommendations
Cache miss behavior: is it √2?
CF '06: Proceedings of the 3rd conference on Computing frontiersIt has long been empirically observed that the cache miss rate decreased as a power law of cache size, where the power was approximately -1/2. In this paper, we examine the dependence of the cache miss rate on cache size both theoretically and through ...
Minimizing Area Cost of On-Chip Cache Memories by Caching Address Tags
This paper presents a technique for minimizing chip-area cost of implementing an on-chip cache memory of microprocessors. The main idea of the technique is Caching Address Tags, or CAT cache, for short. The CAT cache exploits locality property that ...
Increasing hardware data prefetching performance using the second-level cache
Techniques to reduce or tolerate large memory latencies are critical for achieving high processor performance. Hardware data prefetching is one of the most heavily studied solutions, but it is essentially applied to first-level caches where it can ...
Comments