skip to main content
10.1145/3575870.3587125acmconferencesArticle/Chapter ViewAbstractPublication PagescpsweekConference Proceedingsconference-collections
research-article
Open Access

Continuity of Thresholded Mode-Switched ODEs and Digital Circuit Delay Models

Published:09 May 2023Publication History

ABSTRACT

Thresholded mode-switched ODEs are restricted dynamical systems that switch ODEs depending on digital input signals only, and produce a digital output signal by thresholding some internal signal. Such systems arise in recent digital circuit delay models, where the analog signals within a gate are governed by ODEs that change depending on the digital inputs.

We prove the continuity of the mapping from digital input signals to digital output signals for a large class of thresholded mode-switched ODEs. This continuity property is known to be instrumental for ensuring the faithfulness of the model w.r.t. propagating short pulses. We apply our result to several instances of such digital delay models, thereby proving them to be faithful.

References

  1. Manuel J. Bellido-Díaz, Jorge Juan-Chico, and Manuel Valencia. 2006. Logic-Timing Simulation and the Degradation Delay Model. Imperial College Press, London.Google ScholarGoogle Scholar
  2. Maxence Bouvier, Alexandre Valentian, Thomas Mesquida, Francois Rummens, Marina Reyboz, Elisa Vianello, and Edith Beigne. 2019. Spiking Neural Networks Hardware Implementations and Challenges: A Survey. ACM Journal on Emerging Technologies in Computing Systems 15, 2, Article 22 (2019), 35 pages.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Liang-Chi Chen, S. K. Gupta, and M. A. Breuer. 2001. A new gate delay model for simultaneous switching and its applications. In Proceedings of the 38th Design Automation Conference. 289–294. https://doi.org/10.1109/DAC.2001.156153Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Arman Ferdowsi, Jürgen Maier, Daniel Öhlinger, and Ulrich Schmid. 2022. A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate. In Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition.Google ScholarGoogle ScholarCross RefCross Ref
  5. Arman Ferdowsi, Ulrich Schmid, and Josef Salzmann. 2022. An Accurate Hybrid Delay Model for Multi-Input Gates. arXiv preprint arXiv:2211.10628 (2022).Google ScholarGoogle Scholar
  6. A. F. Filippov. 1988. Differential Equations with Discontinuous Righthand Sides. Springer, Heidelberg.Google ScholarGoogle Scholar
  7. Matthias Függer, Thomas Nowak, and Ulrich Schmid. 2016. Unfaithful Glitch Propagation in Existing Binary Circuit Models. IEEE Trans. Comput. 65, 3 (2016), 964–978. https://doi.org/10.1109/TC.2015.2435791Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. M. Függer, R. Najvirt, T. Nowak, and U. Schmid. 2020. A Faithful Binary Circuit Model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 10 (2020), 2784–2797. https://doi.org/10.1109/TCAD.2019.2937748Google ScholarGoogle ScholarCross RefCross Ref
  9. Thomas A Henzinger. 2000. The theory of hybrid automata. In Verification of Digital and Hybrid Systems. Springer, Heidelberg, 265–292.Google ScholarGoogle ScholarCross RefCross Ref
  10. Nancy Lynch, Roberto Segala, and Frits Vaandrager. 2003. Hybrid I/O automata. Information and Computation 185, 1 (2003), 105–157.Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Walter Rudin. 1976. Principles of Mathematical Analysis. McGraw-Hill, New York.Google ScholarGoogle Scholar
  12. H. Shichman and D. A. Hodges. 1968. Modeling and simulation of insulated-gate field-effect transistor switching circuits. IEEE Journal of Solid-State Circuits 3, 3 (1968), 285–289. https://doi.org/10.1109/JSSC.1968.1049902Google ScholarGoogle ScholarCross RefCross Ref
  13. Gerald Teschl. 2012. Ordinary Differential Equations and Dynamical Systems. American Mathematical Society, Providence.Google ScholarGoogle Scholar
  14. Daniel Öhlinger, Jürgen Maier, Matthias Függer, and Ulrich Schmid. 2021. The Involution Tool for Accurate Digital Timing and Power Analysis. Integration 76 (2021), 87–98. https://doi.org/10.1016/j.vlsi.2020.09.007Google ScholarGoogle ScholarCross RefCross Ref

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    HSCC '23: Proceedings of the 26th ACM International Conference on Hybrid Systems: Computation and Control
    May 2023
    239 pages
    ISBN:9798400700330
    DOI:10.1145/3575870

    Copyright © 2023 Owner/Author

    This work is licensed under a Creative Commons Attribution International 4.0 License.

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 9 May 2023

    Check for updates

    Qualifiers

    • research-article
    • Research
    • Refereed limited

    Acceptance Rates

    Overall Acceptance Rate153of373submissions,41%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format .

View HTML Format