Roei Kisous
ABSTRACT
Traditional Von Neumann computing architectures are struggling to keep up with the rapidly growing demand for scale, performance, power-efficiency and memory capacity. One promising approach to this challenge is Remote Memory, in which the memory is over RDMA fabric [1]. We enhance the remote memory architecture with Near Memory Processing (NMP), a capability that offloads particular compute tasks from the client to the server side as illustrated in Figure 1. Similar motivation drove IBM to offload object processing to their remote KV storage [2].
NMP offload adds latency and server resource costs, therefore, it should only be used when the offload value is substantial, specifically, to save: network bandwidth (e.g. Filter/Aggregate), round trip time (e.g. tree Lookup) and/or distributed locks (e.g. Append to a shared journal).
- A. Golander, S. Taharlev, and Y. Korman. pmAddr: A persistent memory centric computing architecture. In the 15th Int. Conf. on Systems and Storage, SYSTOR '22, 2022.Google Scholar
Digital Library
- D. Waddington, C. Dickey, L. Xu, M. Hershcovitch, and S. Seshadri. A highperformance persistent memory key-value store with near-memory compute, 2021.Google Scholar
Index Terms
- Near-Memory Processing Offload to Remote (Persistent) Memory
Recommendations
Challenges and solutions for fast remote persistent memory access
SoCC '20: Proceedings of the 11th ACM Symposium on Cloud ComputingNon-volatile main memory DIMMs (NVMMs), such as Intel's Optane DC Persistent Memory modules, provide data durability with orders of magnitude higher performance than prior durable technologies. This paper explores the unique challenges that arise when ...
Using Storage Class Memory Efficiently for an In-memory Database
SYSTOR '16: Proceedings of the 9th ACM International on Systems and Storage ConferenceStorage class memory (SCM) is an emerging class of memory devices that are both byte addressable, and persistent. There are many different technologies that can be considered SCM, at different stages of maturity. Examples of such technologies include ...
Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeThis paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Comments