Rajeev Balasubramonian
Supplemental Material
Available for Download
- 1.V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. Proceedings of the 27th International Symposium on Computer Architecture, pages 248-259, June 2000. Google Scholar
Digital Library
- 2.D. Albonesi. Dynamic IPC/clock rate optimization. Proceedings of the 25th International Symposium on Computer Architecture, pages 282292, June 1998. Google ScholarDigital Library
- 3.D. Albonesi. Selective cache ways: On-demand cache resource allocation. Proceedings of the 32nd International Symposium on Microarchitecture, pages 248259, November 1999. Google ScholarDigital Library
- 4.S. I. Association. The National Technology Roadmap for Engineers. Technical report, 1999.Google Scholar
- 5.R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic memory hierarchy performance optimization. Workshop on Solving the Memory Wall Problem, June 2000.Google Scholar
- 6.P. Bannon. Alpha 21364: A scalable single-chip SMP. Microprocessor Forum, October 1998.Google Scholar
- 7.W. Bowhill et al. Circuit implementation of a 300-MHz 64- bit second-generation CMOS Alpha CPU. Digital Technical Journal, 7(1):100118, Special Issue 1995. Google ScholarDigital Library
- 8.D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97-1342, University of Wisconsin- Madison, June 1997.Google Scholar
- 9.W. Dally and J. Poulton. Digital System Engineering. Cambridge University Press, Cambridge, UK, 1998. Google ScholarDigital Library
- 10.K. Farkas and N. Jouppi. Complexity/performance tradeoffs with non-blocking loads. Proceedings of the 21st International Symposium on Computer Architecture, pages 211 222, April 1994. Google ScholarDigital Library
- 11.J. Fleischman. Private communication. October 1999.Google Scholar
- 12.L. Gwennap. PA-8500's 1.5M cache aids performance. Microprocessor Report, 11(15), November 17, 1997.Google Scholar
- 13.J. Hennessy. Back to the future: Time to return to some long standing problems in computer systems? Federated Computer Conference, May 1999.Google Scholar
- 14.N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Proceedings of the 17th International Symposium on Computer Architecture, pages 364373, May 1990. Google ScholarDigital Library
- 15.M. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. Proceedings of the International Symposium on Low Power Electronics and Design, pages 143148, August 1997. Google ScholarDigital Library
- 16.R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):2436, March/April 1999. Google ScholarDigital Library
- 17.A. Kumar. The HP PA-8000 RISC CPU. IEEE Computer, 17(2):2732, March 1997. Google ScholarDigital Library
- 18.G. Lesartre and D. Hunt. PA-8500: The continuing evolution of the PA-8000 family. Proceedings of Compcon, 1997.Google Scholar
- 19.G. McFarland. CMOS Technology Scaling and Its Impact on Cache Delay. PhD thesis, Stanford University, June 1997.Google Scholar
- 20.G. McFarland and M. Flynn. Limits of scaling MOS- FETS. Technical Report CSL-TR-95-62, Stanford University, November 1995. Google ScholarDigital Library
- 21.T. Mowry, M. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. Proceedings of ASPLOS-V, pages 6273, October 1992. Google ScholarDigital Library
- 22.P. Ranganathan, S. Adve, and N. Jouppi. Reconfigurable caches and their application to media processing. Proceedings of the 27th International Symposium on Computer Architecture, pages 214224, June 2000. Google ScholarDigital Library
- 23.A. Rogers, M. Carlisle, J. Reppy, and L. Hendren. Supporting dynamic data structures on distributed memory machines. ACM Transactions on Programming Languages and Systems, Mar. 1995. Google ScholarDigital Library
- 24.K. Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16(2):2841, April 1996. Google ScholarDigital Library
Index Terms
- Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
Recommendations
Performance of an advanced video codec on a general-purpose processor with media ISA extensions
This paper analyses the performance of the state-of-the-art media ISA (instruction set architecture) extensions in a general-purpose processor, when executing a video encoder based on an affine motion model. In addition to SIMD (single instruction ...
A General-Purpose CMOS Associative Processor IC and System
An associative processor architecture that integrates the functionality of content-addressable memory (CAM), functional memory (FM), and associative parallel processors (APPs) in a single-chip architecture is described. The hardware design, environment ...
Exploiting Parallelism in Geometry Processing with General Purpose Processors and Floating-Point SIMD Instructions
Three-dimensional (3D) graphics applications have become very important workloads running on today's computer systems. A cost-effective graphics solution is to perform geometry processing of 3D graphics on the host CPU and have specialized hardware ...
Comments