Yangdong Deng
ABSTRACT
Growing number of excessively long on-chip wires in modern monolithic ICs is a byproduct of growing chip size. To address this problem instead of placing all systems components in one layer (i.e. in 2-D space) one can use a stack of single layer monolithic ICs (called here a 2.5-D integrated IC). To assess the potential benefits of such a 2.5-D integration schema this paper compares wire length distributions, obtained for 2-D and 2.5-D implementations of benchmark circuits. In the assessment two newly developed floorplanning and placement tools were used. Significant reductions in both total wirelength and worst-case wirelength was observed for the systems implemented as 2.5-D ICs.
- 1.M. Bohr, "Interconnect Scaling - the Real Limiter to High Performance ULSI," Proceedings of IEDM 1995, pp. 241- 244.Google Scholar
- 2.W. P. Maly, D. B. I. Feltham, A. E. Gattiker, M. D. Hobaugh, K. Backus and M. E. Thomas, "Multi-Chip Module Smart Substrate Systems ", IEEE Design & Test of Computers, Summer 1994, pp. 64-73. Google ScholarDigital Library
- 3.K. W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H. Hashmoto, K. T. Park, H. Kurino and M. Koyanagi, "Three-Dimensional Shared Memory Fabricated Using Wafer Stacking Technology," Proceedings of IEDM- 2000, 165-168.Google Scholar
- 4.K. Kozminski, "Benchmarks for Layout Synthesis," Proceedings of DAC, 1991, 265-270. Google ScholarDigital Library
- 5.S. Nakatake, H. Murata, K. Fujiyoshi, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," Proceedings of ACM/IEEE ICCAD, Nov. 1996, pp. 484-491. Google ScholarDigital Library
- 6.A. E. Caldwell, A. B. Kahng and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" Proceedings of Design Automation Conf. 2000, 477-482. Google ScholarDigital Library
- 7.A. E. Dunlop and B. W. Kernighan, "A Procedure for Placement of Standard Cell VLSI Circuits," IEEE Transactions on Computer-aided Design of Integrated Circuits and System, No.4, Vol.1, 1985, 92-98.Google ScholarDigital Library
- 8.C. -L. E. Cheng, "RISA: Accurate and Efficient Placement Routability Modeling," Proceedings of ICCAD 1994, 690- 694. Google ScholarDigital Library
Index Terms
- Interconnect characteristics of 2.5-D system integration scheme
Recommendations
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs
In this paper, we present a new multipacking-tree (MP-tree) representation for macro placements to handle modern mixed-size designs with large macros and high chip utilization rates. Based on binary trees, the MP-tree is very efficient, effective, and ...
Combinatorial techniques for mixed-size placement
While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of ...
On whitespace and stability in physical synthesis
In the context of physical synthesis, large-scale standard-cell placement algorithms must facilitate incremental changes to layout, both local and global. In particular, flexible gate sizing, net buffering and detail placement require a certain amount ...
Comments