Murali Kudlugi
ABSTRACT
A transaction-based layered architecture providing for 100% portability of a C-based testbench between simulation and emulation is proposed. Transaction-based communication results in performance which is commensurate with emulation without a hardware target. Testbench portability eliminates duplicated effort when combining system level simulation and emulation. An implementation based on the IKOS VStation emulator validates these architectural claims on real designs.
- 1."PCI Local Bus Specification, Revision 2.1". PCISig, 1995.Google Scholar
- 2.J. Bauer, M. Bershteyn, I. Kaplan, , and P. Vyedin. "A Reconfigurable Logic Machine for Fast Event-Driven Simulation". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1998. Google ScholarDigital Library
- 3.F. Casaubielilh, A. McIssac, M. Benhamin, M. Barttley, F. Pogodalla, F. Rocheteau, M. Belhadj, J. Eggleton, G. Mas, G. Barrett, and C. Berthet. "Functional Verification Methodology of Chameleon Processor". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 4.B. Clement, R. Hersemeule, E. Lantreibecq, B. Ramanadin, P. Coulomb, and F. Pogodalla. "Fast Prototyping: A System Design Flow Applied to a Complex System-On-Chip Multiprocessor Design ". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1999. Google ScholarDigital Library
- 5.A. Evans, A. Silburt, G. Vrckovnik, T. Brown, M. Dufresne, G. Hall, T. Ho, , and Y. Liu. "Functional Verification of Large ASICS". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1998. Google ScholarDigital Library
- 6.G. Ganapathy, R.Narayan, G. Jorden, and D. Fernandez. "Hardware Emulation for Functional Verification for K5". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 7.M. Kantrowitz and L. Noack. "I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip21164 Alpha Microprocessor". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 8.N. Kim, H. Choi, S. Lee, S. Lee, I.-C. Park, and C.-M. Kyun. "Virtual Chip: Making Functional Models Work On Real Target Systems". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1998. Google ScholarDigital Library
- 9.J. Monaco, D. Holloway, and R. Raina. "Functional Verification Methodology for the PowerPC 604 Microprocessor". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 10.V. Popescu and B. McNamara. "Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 11.B. Schnaider and E. Yogev. "Software Development in a Hardware Simulation Environment". In Proc. of the ACM/IEEE Design Automation Conference (DAC), 1996. Google ScholarDigital Library
- 12.R. Stevens. "UNIX Network Programming, Netowkring APIs: Sockets and XTI", volume 1. Prentice Hall, 2 edition, 1997. Google ScholarDigital Library
Index Terms
- A transaction-based unified simulation/emulation architecture for functional verification
Recommendations
A transaction-based unified architecture for simulation and emulation
The availability of millions of transistors on a single chip has allowed the creation of complex on-chip systems. The functional verification of such systems has become a challenge. Simulation run times are increasing, and emulation is now a necessity. ...
An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture
Hardware emulation of quantum systems can mimic more efficiently the parallel behaviour of quantum computations, thus allowing higher processing speed-up than software simulations. In this paper, an efficient hardware emulation method that employs a ...
Symbiotic Network Simulation and Emulation
Special Issue on PADSA testbed capable of representing detailed operations of complex applications under diverse network conditions is invaluable for understanding the design and performance of new protocols and applications before their real deployment. We introduce a ...
Comments