Yun Cao
- 1.H.Yasuura,H.Tomiyama,A.Inoue,F.N.Eko, "Embedded System Design Using Soft-Core Processor and Valen-C ",Journal of Information Science and Engineering,No.14,pp.587-603,August 1998.Google Scholar
- 2.A.Inoue,H.Tomiyama,T.Okuma,H.Kanbara and H.Yasuura,"Language and Compiler for Optimizing Datapath Width of Embedded Systems ",IEICE Trans.Fundamentals,Vol.E81-A,No.12,pp. 2595-2604,Dec.1998.Google Scholar
- 3.F.N.Eko,A.Inoue,H.Tomiyama,H.Yasuura, "Soft-Core Processor Architecture for Embedded System Design ",IEICE Trans.on Electronics, Vol.E81-C No.9,pp1416-1423,Sep.1998.Google Scholar
- 4.E.N.Eko and H.Yasuura,"A Cycle-Accurate Simulator Toolkit for Soft-Core Processors ",Proc.of Asia Paci .c Conference on cHip Design Languages (APCHDL '99),pp.11-16,October 1999.Google Scholar
- 5.B.Shackleford,M.Yasuda,E.Okushi,H.Koizumi, H.Tomiyama,H.Yasuura,"Embedded System Cost Optimization via Data Path Width Adjustment ", IEICE Trans.Information and Systems,Vol.E80-D, No.10,pp974-981,October.1997.Google Scholar
- 6.A.Inoue,T.Ishihara and H.Yasuura,"Flexible system lsi for embedded systems and its optimization techniques ",Journal of Design Automation for Embedded System,5(2),2000.Google Scholar
- 7.L.Benini,R.Hodgson and P.Siegel,"System-level Power Estimation And Optimization ",International Symposium on Low Power Electronics and Design, pp.173-178,Aug.1998. Google ScholarDigital Library
- 8.P.Landman and J.Rabaey,"Architectural Power Analysis:The Dual Bit Type Method ",IEEE Transactions on VLSI Systems,Vol.3,No.2,June 1995. Google ScholarDigital Library
- 9.T.Sato,M.Nagamatsu,H.Tago,"Power and Performance Simulator:ESP and its Application for 100 MIPS/W Class RISC Design ",IEEE Proc.of Symposium on Low Power Electronics and Design, pp.46-47,1994.Google Scholar
- 10.I .Hong,D.Kirovski et al.,"Power Optimization of Variable voltage Core-Based Systems ",IEEE Proc.of 35th.Design Automation Conference(DAC 98),pp.176-181,1998. Google ScholarDigital Library
- 11.U.Ko and P.Balsara,"Energy Optimization of Multilevel Cache Architectures for RISC and CISC Processors ",IEEE Transactions on VLSI Systems, vol.6,no.2,pp.299-308,June 1998. Google ScholarDigital Library
- 12.Jorg Henkel,"A Low Power Hardware/software partitioning Approac for Core-Based Embedded Systems ",IEEE Proc.of 36th.Design Automation Conference (DAC '99),pp.122-127,1999. Google ScholarDigital Library
Index Terms
- A system-level energy minimization approach using datapath width optimization
Recommendations
High performance and area efficient flexible DSP datapath synthesis
This paper presents a new methodology for the synthesis of high performance flexible datapaths, targeting computationally intensive digital signal processing kernels of embedded applications. The proposed methodology is based on a novel coarsegrained ...
FPGA latency optimization using system-level transformations and DFG restructuring
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeThis paper describes a system-level approach to improve the latency of FPGA designs by performing optimization of the design specification on a functional level prior to highlevel synthesis. The approach uses Taylor Expansion Diagrams (TEDs), a ...
Comments