Ian Robertson
ABSTRACT
This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standard hardware design and verification tools to the design of dynamically reconfigurable logic (DRL). The technique involves the conversion of a dynamic design into multiple static designs, suitable for input to standard synthesis and APR tools. For timing and functional verification after APR, the sections of the design can then be recombined into a single dynamic system. The technique has been automated by extending an existing DRL design tool named DCSTech, which is part of the Dynamic Circuit Switching (DCS) CAD framework. The principles behind the tools are generic and should be readily extensible to other architectures and CAD toolsets. Implementation of the dynamic system involves the production of partial configuration bitstreams to load sections of circuitry. The process of creating such bitstreams, the final stage of our design flow, is summarized.
- 1.D. Robinson and P. Lysaght, "Verification of Dynamically Reconfigurable Logic", in Field Programmable Logic and Applications, R. Hartenstein and H. Grunbacher (Eds), pp. 141 - 150, Villach, Austria, August 2000.]] Google Scholar
Digital Library
- 2.D. Robinson and P. Lysaght, "Methods of Exploiting Simulation Technology for Simulating the Timing of Dynamically Reconfigurable Logic", IEE Proceedings- Computers and Digital Techniques 147: (3) 175-180 May 2000.]]Google ScholarCross Ref
- 3.Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure and J. Stockwood, "Hardware-Software CoDesign of Embedded Reconfigurable Architectures", 37th Design Automation Conference, Los Angeles, USA, June 2000.]] Google ScholarDigital Library
- 4.T. J. Callahan, J. R. Hauser, and J. Wawrzynek, "The GARP Architecture and C Compiler", Computer, Volume 33, Issue 4, pp. 62 - 69, April 2000.]] Google ScholarDigital Library
- 5.P. Bellows and B. Hutchings, "JHDL-An HDL for Reconfigurable Systems", in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, April 1998.]] Google ScholarDigital Library
- 6.M. J. Wirthlin, B. L. Hutchings and C. Worth, "Synthesizing RTL Hardware from Java Byte Codes", in Field Programmable Logic and Applications, G. Brebner and R. Woods (Eds), pp. 123 - 132, Belfast, Northern Ireland, UK, August 2001.]] Google Scholar
- 7.W. Luk, N. Shirazi and P.Y.K. Cheung, "Compilation Tools for Run-Time Reconfigurable Designs", in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, K.L. Pocek and J. Arnold (editors), pp. 56 - 65. 1997.]] Google ScholarDigital Library
- 8.M. Vasilko, "DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems", in Field Programmable Logic and Applications, P. Lysaght, J. Irvine and R. Hartenstein (Eds), pp 124 - 133, Glasgow, UK, August 1999.]] Google Scholar
- 9.J. Hogg, S. Singh and M. Sheeran, "New HDL Research Challenges posed by Dynamically Reprogrammable Hardware", The Third Asia Pacific Conference on Hardware Description Languages, Bangalore, India, January 1996.]]Google Scholar
- 10.W. Luk and S. McKeever, "Pebble: A Language for Parameterised and Reconfigurable Hardware Design", Field Programmable Logic and Applications, R. Hartenstein and A. Keevallik (Eds.), Tallin, Estonia, September 1998.]] Google ScholarDigital Library
- 11.S. Singh and P. James-Roxby, "Lava and JBits: From HDL to Bitstreams in Seconds", IEEE Symposium on FPGAs for Custom Computing Machines, April 2001.]] Google ScholarDigital Library
- 12.D. Robinson and P. Lysaght, "Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework", in Field Programmable Logic and Applications, P. Lysaght, J. Irvine and R. Hartenstein (Eds), pp. 41 - 50, Glasgow, UK, August 1999.]] Google Scholar
- 13.G. Brebner, "CHASTE: a Hardware/Software Co-design Testbed for the Xilinx XC6200", Reconfigurable Architectures Workshop, Geneva, Switzerland, April 1997.]]Google Scholar
- 14.S. Guccione, D. Levi and P. Sundararajan, "JBits: Java based interface for reconfigurable computing", Military and Aerospace Applications of Programmable Devices and Technologies Conference, 1999.]]Google Scholar
- 15.S. McMillan and S. Guccione, "Partial Run-Time Reconfiguration Using JRTR", in Field Programmable Logic and Applications, R. Hartenstein and H. Grunbacher (Eds), pp. 352 - 360, Villach, Austria, August 2000.]] Google ScholarDigital Library
- 16.Xilinx Inc., "Xilinx Alliance 3.1i Modular Design", version 1.2, April 20, 2001.]]Google Scholar
- 17.Xilinx Inc., "Virtex Series Configuration Architecture User Guide", version 1.5, Sept. 27, 2000.]]Google Scholar
- 18.E. Keller, "JRoute: A Run-Time Routing API for FPGA Hardware", 7th Reconfigurable Architectures Workshop (RAW2000), Cacun, Mexico, May 2000.]] Google ScholarDigital Library
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
A Resource Manager for Dynamically Reconfigurable FPGA-Based Embedded Systems
DSD '13: Proceedings of the 2013 Euromicro Conference on Digital System DesignFPGA-based embedded systems are gaining relevance for implementing a wide range of applications. Part of their success is due to their balanced compromise between performance and flexibility, but also because of their capability for exploiting the ...
Comments