Krisztián Flautner
Trevor Mudge
Abstract
On-chip caches represent a sizable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potential to increase power consumption. As feature sizes shrink, the dominant component of this power loss will be leakage. However, during a fixed period of time the activity in a cache is only centered on a small subset of the lines. This behavior can be exploited to cut the leakage power of large caches by putting the cold cache lines into a state preserving, low-power drowsy mode. Moving lines into and out of drowsy state incurs a slight performance loss. In this paper we investigate policies and circuit techniques for implementing drowsy caches. We show that with simple architectural techniques, about 80%-90% of the cache lines can be maintained in a drowsy state without affecting performance by more than 1%. According to our projections, in a 0.07um CMOS process, drowsy caches will be able to reduce the total energy (static and dynamic) consumed in the caches by 50%-75%. We also argue that the use of drowsy caches can simplify the design and control of low-leakage caches, and avoid the need to completely turn off selected cache lines and lose their state.
- M. Powell, et. al. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. Proc. of Int. Symp. Low Power Electronics and Design, 2000, pp. 90-95.]] Google Scholar
Digital Library
- S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power. Proc. of Int. Symp. Computer Architecture, 2001, pp. 240-251.]] Google ScholarDigital Library
- H. Zhou, et. al. Adaptive mode-control: A static-power-efficient cache design. Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, 2001, pp. 61-70.]] Google ScholarDigital Library
- http://www-device.eecs.berkeley.edu]]Google Scholar
- K. Nii, et. al. A low power SRAM using auto-backgate-controlled MT-CMOS. Proc. of Int. Symp. Low Power Electronics and Design, 1998, pp. 293-298.]] Google ScholarDigital Library
- M. Weiser, et. al. Scheduling for reduced CPU energy. Proc. of the First Symp. of Operating Systems Design and Implementation. November 1994]] Google ScholarDigital Library
- T. Pering, T. Burd, and R. Brodersen. The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. Proceedings of International Symposium on Low Power Electronics and Design, June, 1998, pp. 76-81.]] Google ScholarDigital Library
- K. Flautner, S. Reinhardt, and T. Mudge. Automatic performance-setting for dynamic voltage scaling. Proc. of Int. Conf. on Mobile Computing and Networking (MOBICOM-7), July 2001, pp. 260-271.]] Google ScholarDigital Library
- S. Wolf. Silicon processing for the VLSI era Volume 3 - The submicron MOSFET. Lattice Press, 1995, pp. 213-222.]]Google Scholar
- H. Hanson, et al. Static energy reduction techniques for microprocessor caches. Proc. of the Int. Conf. Computer Design, 2001.]]Google ScholarDigital Library
- K. Itoh. VLSI memory chip design. Springer Publisher, 2001, pp. 413-423.]]Google ScholarCross Ref
- T. May and M. Woods. Alpha-particled-induced soft errors in dynamic memories. IEEE Trans. on Electron Devices, Vol. ED-26, No. 1, Jan. 1979.]]Google Scholar
Index Terms
- Drowsy caches: simple techniques for reducing leakage power
Recommendations
Drowsy caches: simple techniques for reducing leakage power
ISCA '02: Proceedings of the 29th annual international symposium on Computer architectureOn-chip caches represent a sizable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potential to increase power consumption. As feature sizes shrink, the dominant ...
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on MicroarchitectureOn-chip caches represent a sizeable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potential to increase power consumption. As feature sizes shrink, the dominant ...
Drowsy region-based caches: minimizing both dynamic and static power dissipation
CF '05: Proceedings of the 2nd conference on Computing frontiersPower consumption within the memory hierarchy grows in importance as on-chip data caches occupy increasingly greater die area. Among dynamic power conservation schemes, horizontal partitioning reduces average power per data access by employing multiple ...
Comments