Abstract
An array of very simple processing elements is described each with a local semiconductor store. The array may also be used as main storage.
Bit-organisation gives great flexibility, including the minimisation of word length. Use of MSI and LSI is helped by the simplicity of the serial design. Using 15-bit fixed point, the theoretical performance of a 72 × 128 array is about 108 multiplications or 109 additions per second. Comparisons are made with other architectures.
Meteorology is considered as an application. It is attractive to have the whole problem in the array storage.
- 1 Barnes, G.H., Brown, R.M., Kato, M., Kuck, D.J., Slotnick, D.L., and Stokes, R.A. "The ILLIAC IV Computer", IEEE Transaction on Computers, C-17, p.746 (1968).Google Scholar
- 2 Flynn, M.J., "Some Computer Organisations and their Effectiveness", IEEE Transactions on Computers, C-21, p. 948 (1972).Google ScholarDigital Library
- 3 Goodyear Aerospace "STARN - A New Way of Thinking". A Goodyear Aerospace brochure, Akron, Ohio (1971).Google Scholar
- 4 Huttenhoff, J.H., and Shively, R.R. "Arithmetic Unit of a Computing Element in a Global, Highly Parallel Computer", IEEE Transactions on Computers, C-18, p. 695 (1969).Google ScholarDigital Library
- 5 Kuck, D.J. "ILLIAC IV Software and Application Programming", IEEE Transactions on Computers, C-17, p. 758 (1968).Google ScholarDigital Library
- 6 Murtha, J.C., "Highly Parallel Information Processing Systems" in "Advances in Computers". Vol.7, (1966).Google Scholar
- 7 Reddaway, S.F., "An Elementary Array with Processing and Storage Capabilities", International Workshop on Computer Architecture, Grenoble, June 1973.Google Scholar
- 8 Slotnick, D.L., Borck, W.C., and McReynolds, R.C., "The Solomon Computer", Fall Joint Computer Conference 1962, p. 97.Google Scholar
- 9 Wilkinson, J.H., "Rounding Errors in Algebraic Processes", H.M.S.O. London (1963). Google ScholarDigital Library
Index Terms
- DAP—a distributed array processor
Recommendations
Wavefront Array Processor: Language, Architecture, and Applications
This paper describes the development of a wavefront-based language and architecture for a programmable special-purpose multiprocessor array. Based on the notion of computational wavefront, the hardware of the processor array is designed to provide a ...
Customizable embedded processor array for multimedia applications
We are proposing a Customizable Embedded Processor Array for Multimedia Applications (CPAMA). This architecture can be used as a standalone image/video processing chip in consumer electronics. Its building blocks are all designed to achieve low power ...
DAP—a distributed array processor
ISCA '73: Proceedings of the 1st annual symposium on Computer architectureAn array of very simple processing elements is described each with a local semiconductor store. The array may also be used as main storage.
Bit-organisation gives great flexibility, including the minimisation of word length. Use of MSI and LSI is helped ...
Comments