Lars W. Liebmann
ABSTRACT
This tutorial introduces the reader to the basic concepts of optical lithography, derives fundamental resolution limits, reviews the challenges facing future technology nodes, explains the principles of resolution enhancement techniques and their impact on chip layout, and discusses layout optimization considerations.
- ITRS, http://public.itrs.net/Files/2001ITRS/Home.htmGoogle Scholar
- http://www.imec.be/wwwinter/business/157nm.pdfGoogle Scholar
- http://www.llnl.gov/str/Sweeney.htmlGoogle Scholar
- http://www.sematech.org/public/news/releases/immersion.htmGoogle Scholar
- L. Liebmann, et al, "Enabling alternating phase shifted mask designs for a full logic gate level: Design rules and design rule",38th Design Automation Conference. Proceedings - Design Automation Conference 2001 p.79--84 (IEEE cat n.01CH37232). Google ScholarDigital Library
- S. Mansfield, et al., " Lithographic comparison of assist feature design strategies", Proc. SPIE - Int. Soc. Opt. Eng. (USA) Vol.4000, pt.1-2 2000 P63--76.Google ScholarCross Ref
- L. Liebmann, et al., " Optimizing style options for subresolution assist features", Proc. SPIE Vol. 4346, p. 141-152, Optical Microlithography XIV, Christopher J. Progler; Ed. 9/2001.Google ScholarCross Ref
- J. Torres, "Model assisted Double Dipole Decomposition," Optical Microlithography XIV, SPIE 4346, 515, 2001.Google Scholar
- F. Chen et al., "System and Method of providing optical proximity correction for features using phase shifted halftone transparent/semitransparent features", US Patent 6335130 B1.Google Scholar
- L. Liebmann, et al, "Enabling the 70nm Technology Node with 193nm altPSM Lithography", ", Design, Process, Integration, and Characterization for Microelectronics, Kenneth W. Tobin, Jr., Alexander Starikov, Editors, Proceedings of SPIE Vol. 4692 (2002).Google Scholar
- J. Lin, "Semiconductor Foundry, Lithography, and Partners", Optical Microlithography XV, Anthony Yen, Editor, Proceedings of SPIE Vol. 4691 (2002).Google Scholar
- L. Liebmann, et al.," Layout optimization at the pinnacle of optical lithography", to be published Proceedings of SPIE Vol. 5042 (2003).Google Scholar
Index Terms
- Layout impact of resolution enhancement techniques: impediment or opportunity?
Recommendations
Fabrication of Sub-Lithography-Limited Structures via Nanomasking Technique for Plasmonic Enhancement Applications
Fabrication of sub-10 nm features is advantageous for continued improvement of plasmonic enhancement applications. This letter demonstrates a technique, called nanomasking, which can fabricate nanostructures and gaps below the resolution limit of the ...
A replication process of metallic micro-mold by using parylene embossing and electroplating
This study demonstrated a replication process for metallic micro-mold that combines the parylene-C (poly-chloro-p-xylylene C) hot-embossing and electroplating techniques. A nickel original master was fabricated using the deep RIE silicon etching ...
EUV and e-beam manufacturability: challenges and solutions
DAC '15: Proceedings of the 52nd Annual Design Automation ConferenceAs process nodes continue to shrink, the semiconductor industry faces severe manufacturing challenges. Two most expected technologies may push the limits of next-generation lithography: extreme ultraviolet lithography (EUVL) and electron beam ...
Comments