W. H. Wang
Abstract
We propose and analyze a two-level cache organization that provides high memory bandwidth. The first-level cache is accessed directly by virtual addresses. It is small, fast, and, without the burden of address translation, can easily be optimized to match the processor speed. The virtually-addressed cache is backed up by a large physically-addressed cache; this second-level cache provides a high hit ratio and greatly reduces memory traffic. We show how the second-level cache can be easily extended to solve the synonym problem resulting from the use of a virtually-addressed cache at the first level. Moreover, the second-level cache can be used to shield the virtually-addressed first-level cache from irrelevant cache coherence interference. Finally, simulation results show that this organization has a performance advantage over a hierarchy of physically-addressed caches in a multiprocessor environment.
- 1 Agarwal, A., R. L. Sites and M. Horowitz. ATUM: A new technique for capturing address traces using microcode. In Proc. 13th Symposium on Computer Architecture, pages 119-127, 1986. Google Scholar
Digital Library
- 2 Agarwal, A., R. Simoni, J. Hennessy and M. Horowitz. An evaluation of directory schemes for cache coherence. In Proc. 15th Symposium on Computer Architecture, pages 280-289, 1988. Google ScholarDigital Library
- 3 Atkinson, R. R. and E. M. McCreight. The dragon processor. In Proc. Architectural Support for Progmmming Languages and Opemting Systems(ASPLOS-II), pages 65-69, 1987. Google ScholarCross Ref
- 4 Baer, J.-L. and W.-H. Wang. Architecturalchoicesfor multilevel cache hierarchies. In Prac. 16th International Conjerence on Pamllel Processing, pages 258-261, 1987.Google Scholar
- 5 Baer, J.-L. and W.-H. Wang. On the inclusion property for multi-level cache hierarchies. In Proc. 15th Symposium on Computer Architecture, pages 73-80, 1988. Google ScholarDigital Library
- 6 Cheriton, D.R., G. Slavenburg and P. Boyle. Softwarecontrolled caches in the VMP multiprocessor. In Prac. 13th Symposium on Computer Architectun:, pages 367-374, 1986. Google ScholarDigital Library
- 7 Goodman, J. Coherency for multiprocessor virtual address caches. In Prac. Amhitectuml Support for Programming Languages and Opemting Systems(ASPLOS-II), pages 72-81, 1987. Google ScholarCross Ref
- 8 Goodman, J. and P.J. Woest. The Wisconsin multicube: A new large-scale cache-coherent multiprocessor. In Proc. 15th Symposium on Computer Architecture, pages 422-431, 1988. Google ScholarDigital Library
- 9 Haikala, I.J. and P.H. Kutvonen. SpYit cache organizations. In Proc. Performance '84, pages 459.-472, 1984. Google ScholarDigital Library
- 10 Hattori,A., Koshino,M. and S.Kamimoto. Three-level hierarchical storage system for FACOM M-380/382. In Proc. Information Processing IFIP, pages 693-697, 1983.Google Scholar
- 11 Hill,M. et al. Design decisions in SPUR. Computer, 19(11):8-22, November 1986. Google ScholarDigital Library
- 12 Przybylski, Steven A. Performance- Directed Memory Hierarchy Design. Ph.D Dissertation, Stanford University, 1988. Google ScholarDigital Library
- 13 Short R.T. and H.M. Levy. A simulation study of two-level caches. In Proc. 15th Symposium on Computer Architecture, pages 81-88, 1988. Google ScholarDigital Library
- 14 Sites, R.L. and A. Agarwal. Multiprocessor cache analysis using ATUM. In Prac. 15th Symposium on Computer Architecture, pages 186-195, 1988. Google ScholarDigital Library
- 15 Smith,A.J. Cache memories. Computing Surveys, 14(3):473- 530, September 1982. Google ScholarDigital Library
- 16 Sweasey, P. and A.J. Smith. A class of compatible cache consistency protocols and their support by the IEEE futurebus. In Proc. 13th Symposium on Computer Architecture, pages 414-423, 1986. Google ScholarDigital Library
- 17 Cheng, Ray. Virtual address cache in UNIX. In Proc. USENIX Conference, pages 217-224, June 1987.Google Scholar
Index Terms
- Organization and performance of a two-level virtual-real cache hierarchy
Recommendations
Organization and performance of a two-level virtual-real cache hierarchy
ISCA '89: Proceedings of the 16th annual international symposium on Computer architectureWe propose and analyze a two-level cache organization that provides high memory bandwidth. The first-level cache is accessed directly by virtual addresses. It is small, fast, and, without the burden of address translation, can easily be optimized to ...
Criticality aware tiered cache hierarchy: a fundamental relook at multi-level cache hierarchies
ISCA '18: Proceedings of the 45th Annual International Symposium on Computer ArchitectureOn-die caches are a popular method to help hide the main memory latency. However, it is difficult to build large caches without substantially increasing their access latency, which in turn hurts performance. To overcome this difficulty, on-die caches ...
Improving inclusive cache performance with two-level eviction priority
ICCD '12: Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012)Inclusive cache hierarchies are widely adopted in modern processors, since they can simplify the implementation of cache coherence. However, it sacrifices some performance to guarantee inclusion. Many recent intelligent management policies are proposed ...
Comments