James R. Goodman
Abstract
The Static Column RAM devices recently introduced offer the potential for implementing a direct-mapped cache on-chip with only a small increase in complexity over that needed for a conventional dynamic RAM memory system. Trace-driven simulation shows that such a cache can only be marginally effective if used in the obvious way. However it can be effective in satisfying the requests from a processor containing an on-chip cache. The SCRAM cache is more effective if the processor cache handles both instructions and data.
- 1 D. Alpert, D. Carberry, M. Yamamura. Y. Chow, P. Mak, "32-bit Processor Chip Integrates Major System Functions," Electronics, Vol. 56, No. 14, (July 14, 1983), pp. 113-119.Google Scholar
- 2 L. A. Belady, "A Study of Replacement Algorithms for a Virtual-Storage Computer," IBM Systems Journal, Vol. 5, No. 2, i(1966), pp. 78-101.Google ScholarDigital Library
- 3 L. M. Censier and P. Feautrier, "A new solution to coherence problems in multicache systems," IEEE Trans. on Computers, vol. C-27, No. 12, December 1978, pp. 1112-1118.Google Scholar
- 4 M. C. Easton and R. Fagin, "Cold-start vs. warm-start miss ratios," CACM, Vol. 21, No. 10, October 1978, pp. 866-872. Google ScholarDigital Library
- 5 J. R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," Tenth Annual Symposium on Computer Architecture, (June 1983) pp. 124-131. Google ScholarDigital Library
- 6 Fujitsu, "MB8281 - MOS 65536-bit Static Column Dynamic Random Access Memory," Fujitsu Microelectronics Data Sheet, DSTV83-007, Edition 2, July 1983.Google Scholar
- 7 Intel, "51C65 Family 65,536×1 Bit CHMOS Dynamic RAM," Intel Corp., Preliminary Data Sheet, October 1983.Google Scholar
- 8 Motorola, "The MC68020 Enhanced M68000 Microprocessor," Product Preview, Motorola Semiconductors, Austin, Texas, March 1982.Google Scholar
- 9 R. L. Norton and J. L. Abraham, "Using write back cache to improve performance of multiuser multiprocessors," 1982 Int. Conf on Par. Proc., IEEE cat. no. 82CH1794-7, 1982, pp. 326-331.Google Scholar
- 10 A. J. Smith, "Cache Memories," Computing Surveys, Vol. 15, No. 3, (September 1982), pp. 473-530. Google ScholarDigital Library
- 11 J. E. Smith and J. R. Goodman, "A Study of Instruction Cache Organizations and Replacement Policies," Tenth Annual Symposium on Computer Architecture, (June 1983)pp. 132-137. Google ScholarDigital Library
Index Terms
- The use of static column ram as a memory hierarchy
Recommendations
The use of static column ram as a memory hierarchy
ISCA '84: Proceedings of the 11th annual international symposium on Computer architectureThe Static Column RAM devices recently introduced offer the potential for implementing a direct-mapped cache on-chip with only a small increase in complexity over that needed for a conventional dynamic RAM memory system. Trace-driven simulation shows ...
Designing a Modern Memory Hierarchy with Hardware Prefetching
In this paper, we address the severe performance gap caused by high processor clock rates and slow DRAM accesses. We show that, even with an aggressive, next-generation memory system using four Direct Rambus channels and an integrated one-megabyte level-...
Comments