Steven M. Martin
Trevor Mudge
ABSTRACT
Dynamic voltage scaling (DVS) reduces the power consumption of processors when peak performance is unnecessary. However, the achievable power savings by DVS alone is becoming limited as leakage power increases. In this paper, we show how the simultaneous use of adaptive body biasing (ABB) and DVS can be used to reduce power in high-performance processors. Analytical models of the leakage current, dynamic power, and frequency as functions of supply voltage and body bias are derived and verified with SPICE simulation. We then show how to determine the correct trade-off between supply voltage and body bias for a given clock frequency and duration of operation. The usefulness of our approach is evaluated on real workloads obtained using real-time monitoring of processor utilization for four applications. The results demonstrate that application of simultaneous DVS and ABB results in an average energy reduction of 48% over DVS alone.
- T.D. Burd, et. al., "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, pp. 1571--1580, Nov. 2000.Google Scholar
Cross Ref
- K. Flautner, S. Reinhardt, T. Mudge, "Automatic performance setting for dynamic voltage scaling," 7th Intl. Conf. on Mobile Computing and Networking, Rome, Italy, 2001. Google ScholarDigital Library
- L. Geppert, T.S. Perry, "Transmeta's magic show," IEEE Spectrum, vol. 37, pp. 26--33, May 2000. Google ScholarDigital Library
- http://developer.intel.com/design/mobile/datashts/Google Scholar
- A. Chandrakasan, W. Bowhill, F. Fox eds., Design of High-Performance Microprocessor Circuits. Piscataway, NJ: IEEE Press, 2001. Google ScholarDigital Library
- H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita, K. Shiozawa, S. Ikeda, K. Uchiyama, "A 18uA-Standby-Current 1.8V 200MHz Microprocessor with Self Substrate-Biased Data-Retention Mode," IEEE Intl. Solid-State Circuit Conf., pp. 280--281, 1999.Google Scholar
- A. Keshavarzi, S. Narendra, et. al., "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs," Intl. Symp. on Low Power Electronics and Design, 2001. Google ScholarDigital Library
- X. Liu, S. Mourad, "Performance of submicron CMOS devices and gates with substrate biasing," IEEE Intl. Symp. Circuits and Systems, Geneva, Switzerland, May 28--31.Google Scholar
- M. Miyazaki, J. Kao, A. Chandrakasan, "A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Bias Architecture," IEEE Intl. Solid-State Circuits Conf., pp. 58--59, 2002.Google Scholar
- S. Narendra, M. Haycock, et. al., "1.1V 1GHz Communications router with On-Chip Body Bias in 150nm CMOS," IEEE Intl. Solid-State Circuits Conf., pp. 270--271, 2002.Google Scholar
- P. Ko, J. Huang, et. al., "BSIM3 for Analog and Digital Circuit Simulation," IEEE Symp. on VLSI Tech. CAD, pp. 400--429, Jan. 1993.Google Scholar
- Z.H. Liu, et. al., "Threshold voltage model for deep-submicrometer MOSFETs," IEEE Tran. Electron Devices, vol. 40, pp. 86--95, 1993.Google ScholarCross Ref
- http://www-device.eecs.berkeley.edu/~ptm/introduction.htmlGoogle Scholar
- H. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. Solid-State Circuits, vol. 19, pp. 468--473, Aug. 1984.Google ScholarCross Ref
- R. Gonzalez, et.al., "Supply and Threshold Voltage Scaling for Low Power CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 1210--1216, Aug. 1997.Google ScholarCross Ref
- M.R. Stan, "Optimal Voltages and Sizing for Low Power," Intl. VLSI Design Conf., Goa, India, Jan. 1999. Google ScholarDigital Library
- M. Chen, H. Huang, et. al., "Back-gate bias enhanced band-to-band tunneling leakage in scaled MOSFETS," IEEE Electron Device Letters, vol. 19, no. 4, pp. 134--136, Apr. 1998.Google ScholarCross Ref
- A. Kesharvarzi, S. Narenda, et. al., "Technology scaling behavior of optimum reverse body bias for leakage power reduction in ICs," Intl. Symp. Low Power Electronics and Design, pp. 252--254, 1999. Google ScholarDigital Library
- T. Sakurai, A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584--594, Apr. 1990.Google ScholarCross Ref
- K.A. Bowman, B.L. Austin, et. al., "A physical alpha-power law MOSFET model," IEEE J. Solid-State Circuits, vol. 34, pp. 1410--1414, Oct. 1999.Google ScholarCross Ref
- http://www.transmeta.com/pdf/specifications/productbrief_tm5600_02aug00.pdfGoogle Scholar
- S. Thompson, P. Packan, et. al., "MOS Scaling: Transistor Challenges for the 21st Century." Intel Technology Journal, Q3 1998.Google Scholar
Index Terms
- Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
Recommendations
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided designDynamic voltage scaling (DVS) is a powerful technique for reducingdynamic power consumption in a computing system. However, astechnology feature size continues to scale, leakage power is increasing and willlimit power savings obtained by DVS alone. ...
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...
Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities
DATE '06: Proceedings of the conference on Design, automation and test in Europe: ProceedingsTraditionally, active power has been the primary source of power dissipation in CMOS designs. Although, leakage power is becoming increasingly more important as technology feature sizes continue to shrink, traditioinal power optimization techniques ...
Comments