Franco Fummi
ABSTRACT
The design of state-of-the-art, complex embedded systems requires the capability of modeling and simulating the complex networked environment in which such systems operate. This implies the availability of both a networking modeling environment and traditional system-level modeling capabilities. In this paper we present a modeling and simulation methodology based on a timing accurate integration of a system-level modeling language (SystemC) and a network simulation environment (NS-2). The efficiency of the proposed design environment has been demonstrated on a description of a 802.11 MAC layer.
- International Technology Roadmap for Semiconductor 2001. http://public.itrs.net/Files/2001ITRS/Home.htmGoogle Scholar
- J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, W. Fichtner. "Globally-Asynchronous Locally Synchronous Architectures to Simplify the Design of On-Chip Systems", ASIC/SOC'99, pp. 317--321, 1999.Google Scholar
- L. Benini, G. De~Micheli. "Networks on chip: A New SoC Paradigm", IEEE Computer, Vol. 35, No. 1, pp. 70--78, Jan. 2002. Google ScholarDigital Library
- Synopsys Inc. SystemC User's Guide. Version 2.1, 2002.Google Scholar
- L. Breslau et al. "Advances in Network Simulation," IEEE Computer, Vol. 33, No. 5, pp. 59--67, May 2000. Google ScholarDigital Library
- ANSI/IEEE Standard 802.11. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. 1999.Google Scholar
- G. Nicolescu, S. Yoo, A. A. Jerraya. "Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design," DATE'01, pp. 754--759, 2001. Google ScholarDigital Library
- A. Chatelain, Y. Mathys, G. Placido, A. La~Rosa, L. Lavagno. "High Level Architectural Co-Simulation Using Esterel and C," CODES'01, pp. 189--194, 2001. Google ScholarDigital Library
- V. Aue, J. Kneip, M. Weiss, M. Bolle, G. Fettweis. "Matlab Based Co Design Framework for Wirelss Broadband Communication DSPs," ASSP'01, Vol. 2, pp. 1253--1256. Google ScholarDigital Library
- D. Desmet, M. Esvelt, P. Avasare, D. Verkest, H. De~Man. "Timed Executable System Specification of an ADSL Modem Using a C++ Based Design Environment: a Case Study," CODES'99, pp. 38--42, 1999. Google ScholarDigital Library
- R. Pasko, R. Cmar, P. Schaumont, S. Vernalde. "Functional Verification of an Embedded Network Component by Co-Simulation with a Real Network," HLDVT'00, pp. 64--67, 2000. Google ScholarDigital Library
Index Terms
- A timing-accurate modeling and simulation environment for networked embedded systems
Recommendations
RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model
SystemC is committed to support the requirements for an integrated, HW/SW co-design flow, thus allowing the development of complex, multiprocessing, Systems-on Chip (MpSoC). To make this possible, efficient modeling and simulation methodologies for Real-...
Virtual Development Environment Based on SystemC for Embedded Systems
ICCS '07: Proceedings of the 7th international conference on Computational Science, Part IV: ICCS 2007Virtual development environment increases efficiency of embedded system development because it enables developers to develop, execute, and verify an embedded system without real hardware. We implemented a virtual development environment that is based ...
Rapid-prototyping emulation system using a systemC control system environment and reconfigurable multimedia hardware development platform
ICC'06: Proceedings of the 10th WSEAS international conference on CircuitsThis paper describes research into the suitability of using SystemC for rapid prototyping of embedded systems. SystemC [1] [2] communication interface protocols [3] [4] are interfaced with a reconfigurable hardware system platform to provide a real-time ...
Comments