Edmund Clarke
Daniel Kroening
- C. Pixley. Formal verification of commercial integrated circuits. IEEE Design & Test of Computers, 18(4), 2001.]] Google Scholar
Digital Library
- A. Biere, A. Cimatti, E. M. Clarke, and Y. Yhu. Symbolic model checking without BDDs. In Tools and Algorithms for Construction and Analysis of Systems, pages 193--207, 1999.]] Google ScholarDigital Library
- A. Biere, A. Cimatti, E. M. Clarke, M. Fujita, and Y. Zhu. Symbolic model checking using SAT procedures instead of BDDs. In Design Automation Conference (DAC'99), 1999.]] Google ScholarDigital Library
- D. Kroening and O. Strichman. Efficient computation of recurrence diameters. In et al. Zuck, editor, 4th International Conference on Verification, Model Checking, and Abstract Interpretation, volume 2575 of LNCS, pages 298--309. Springer Verlag, 2003.]] Google Scholar
- M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In Proceedings of the 38th Design Automation Conference (DAC'01), 2001.]] Google ScholarDigital Library
- E. Clarke, D. Kroening, and K. Yorav. Behavioral consistency of C and Verilog programs using Bounded Model Checking. Technical Report CMU-CS-03-126, Carnegie Mellon University, School of Computer Science, 2003.]]Google ScholarCross Ref
- L. Semeria, A. Seawright, R. Mehra, D. Ng, A. Ekanayake, and B. Pangrle. RTL C-based methodology for designing and verifying a multi-threaded processor. In Proc. of the 39th Design Automation Conference. ACM Press, 2002.]] Google ScholarDigital Library
- http://www.systemc.org.]]Google Scholar
- A. Pnueli, M. Siegel, and O. Shtrichman. The code validation tool (CVT)- automatic verification of a compilation process. Int. Journal of Software Tools for Technology Transfer (STTT), 2(2):192--201, 1998.]]Google Scholar
- E. Clarke and D. Kroening. Hardware verification using ANSI-C programs as a reference. In Proceedings of ASP-DAC 2003, pages 308--311. IEEE Computer Society Press, 2003.]] Google ScholarDigital Library
- Texas 97 benchmarks, http://vlsi.colorado.edu/~vis/texas-97/.]]Google Scholar
- Galileo Technology, A Marvell Company, http://www.marvell.com.]]Google Scholar
Index Terms
- Behavioral consistency of C and verilog programs using bounded model checking
Recommendations
Equivalence checking between function block diagrams and C programs using HW-CBMC
SAFECOMP'11: Proceedings of the 30th international conference on Computer safety, reliability, and securityControllers in safety critical systems such as nuclear power plants often use Function Block Diagrams (FBDs) to design embedded software. The design program are translated into programming languages such as C to compile it into machine code for ...
HW/SW co-verification of embedded systems using bounded model checking
GLSVLSI '06: Proceedings of the 16th ACM Great Lakes symposium on VLSIToday, the underlying hardware of embedded systems is often verified successfully. In this context formal verification techniques allow to prove the functional correctness. But in embedded system design the integration of software components becomes ...
Word level predicate abstraction and refinement for verifying RTL verilog
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceModel checking techniques applied to large industrial circuits suffer from the state space explosion problem. A major technique to address this problem is abstraction. The most commonly used abstraction technique for hardware verification is ...
Comments