skip to main content
10.1145/800146.804795acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free Access

An accurate time delay model for large digital network simulation

Published:28 June 1976Publication History

ABSTRACT

The authors propose a three valued model for temporal simulation of logic system. This model is well suited for analysis of hazards and high frequency rejection phenomenas.

By using a new temporal model, we avoid backtracking or anticipation techniques (generally used in other models) and allow very simple implementation. The model and the mains algorithms are presented in detail in the paper and some examples including hazards are given.

References

  1. 1.M. YOELI - S. RINON "Application of ternary algebra to the study of static hazards" Journal of ACM - Vol 11 - 1964 Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2.S. A. SZYGENDA - E. W. THOMPSON "Three levels of accuracy for the simulation of different fault types in digital systems" 12th Design Automation Conference - June 1975 Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3.I. M. YETTER "High speed fault simulation for Univac 1107 computer system" Proceedings fo ACM National Conference - 1968 Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4.J. S. JEPHSON - R. P. Mc QUARRIE - R. E. VOGELSBERG "A three value computer design verification system" IBM Journal - Vol 8 - 1969Google ScholarGoogle Scholar
  5. 5.S. G. CHAPPEL - S. S. YAU "Simulation of large asynchronous logic circuits using an ambiguous gate model" Fall Joint Computer Conference - 1971Google ScholarGoogle Scholar
  6. 6.J. CLAPIER-PEDOUSSAT "Modèle mathématique d'analyse du comportement dynamique des systèmes logiques - Application à la C. A. O." Thèse Docteur 3ème Cycle - Montpellier - Juillet 1975Google ScholarGoogle Scholar
  7. 7.Contrat D. G. R. S. T. n°. 73.7.1391 "Comportement dynamique des ensembles logiques complexes"Google ScholarGoogle Scholar

Index Terms

  1. An accurate time delay model for large digital network simulation

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            DAC '76: Proceedings of the 13th Design Automation Conference
            June 1976
            512 pages

            Copyright © 1976 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 28 June 1976

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • Article

            Acceptance Rates

            Overall Acceptance Rate1,770of5,499submissions,32%

            Upcoming Conference

            DAC '24
            61st ACM/IEEE Design Automation Conference
            June 23 - 27, 2024
            San Francisco , CA , USA

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader