Ayee Goundan
John P. Hayes
ABSTRACT
Two techniques are discussed for partitioning logic circuits to maximize the resolution of stuck-line faults. One technique exploits the inherent fault resolution of the circuit by attempting to force equivalent faults into the same module. The other involves inserting control points to separate members of equivalent fault classes, a technique called fault class splitting. Some new methods for identifying equivalent faults are also presented.
- 1.U.R. Kodres, "Partitioning and card selection," in Design Automation of Digital Systems (M.A. Breuer, ed.), Prentice-Hall, 1972, pp. 173-212.Google Scholar
- 2.F. Luccio and M. Sami, "On the decomposition of networks in minimally interconnected sub-networks," IEEE Trans. Circuit Theory, Vol.CT-16, pp. 184-188, May 1969.Google ScholarCross Ref
- 3.E.L. Lawler, et al, "Module clustering to minimize delay in digital networks," IEEE Trans. Computers, Vol. C-18, pp. 47-57, January 1969.Google Scholar
- 4.J.P. Hayes, "On modifying logic networks to improve their diagnosability," IEEE Trans. Computers, Vol. C-23, pp. 56-63, January 1974.Google Scholar
- 5.T.G. Gaddess, "Improving the diagnosability of modular combinational logic by test point insertion," Coordinated Science Lab., University of Illinois, Urbana, Report R-409, March 1969.Google Scholar
- 6.J.P. Hayes, "A NAND model for fault diagnosis in combinational logic networks," IEEE Trans. Computers, Vol. C-20, pp. 1496-1506, December 1971.Google Scholar
- 7.E.J. McCluskey and F.W. Clegg, "Fault equivalence in combinational logic networks," IEEE Trans. Computers, Vol. C-20, pp. 1286-1293, November 1971.Google Scholar
- 8.D.R. Schertz and G. Metze, "A new representation of faults in combinational digital circuits," IEEE Trans. Computers, Vol. C-21, pp. 858-866, August 1972.Google Scholar
Index Terms
- Partitioning logic circuits to maximize fault resolution
Recommendations
Delay Fault Testability on Two-Rail Logic Circuits
DFT '08: Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI SystemsThe importance of redundant technologies for improving dependability and delay fault testability are growing. This paper presents properties of a class of redundant technologies, namely two-rail logic, and discusses testability of path delay faults ...
Fanout fault analysis for digital logic circuits
ATS '95: Proceedings of the 4th Asian Test SymposiumConventional fault relationships are mostly restricted to faults at a gate or within a fanout free region. In this paper, we analyze the fault relationships beyond the fanout free region for general digital logic circuits. An improved fault collapsing ...
Multiple Stuck-Open Fault Detection in CMOS Logic Circuits
Fault-Tolerant ComputingIt is shown that a test set based on two-pattern tests, which are designed to detect single stuck-open faults, can be found that detects all multiple stuck-open faults inside any CMOS gate in the circuit. The concept is extended to three-pattern tests, ...
Comments