Bipin Rajendran
ABSTRACT
Joule heating in interconnects raises the temperature of the metals above that of the substrate, which impacts both performance and reliability of Integrated Circuits. The resistivity of the metal depends on temperature, surface scattering and the thickness of the resistive diffusion barrier. The effective thermal conductivity of inter-layer dielectrics (ILD) depends on the vias. In this work, we account for all these dependencies to determine the temperature profile in the metal lines; the resulting performance is also studied. Two configurations are considered, both of which incorporate low-k materials in the backend: one in which both the ILD and inter-metal dielectric (IMD) are replaced by low-k material (homogeneous), and the other in which only the IMD is replaced by low-k, and SiO2 is used as the ILD material (non-homogenous). We find that the temperature excursion at the top metal level (relative to the substrate) increases approximately by a factor of 10 in the first case versus 3 for the second by the year 2016. Using the above Joule heating model, coupled with electromigration model, we compare the maximum allowed current density dictated by electromigration constraints for the two low-k technology options.
- Ting-Yen Chiang & K.C Saraswat, Symposium on VLSI Circuits, 2003. Page(s): 275--278.Google Scholar
- K. Banerjee et al ACM/SIGDA ISPD 2001, pp. 230--237. Google ScholarDigital Library
- The International Technology Roadmap for Semiconductors (ITRS), 2002.Google Scholar
- L. A. Maissel and R. Glang, eds., Handbook of thin film technology, Chapter 13, McGraw Hill Book Company, 1970.Google Scholar
- P. Kapuret al, IEEE Transactions on Electron Devices, vol. 49, no. 4, April, 2002.Google Scholar
- F. Chen and D. Gardner, IEEE Electron Device Letters, vol. 19, no.12, 1998, pp. 508--510.Google ScholarCross Ref
- J. A. Davis et al, IEEE Transactions on Electron Devices, vol. 45, no.3, March 1998, pp. 580--589.Google ScholarCross Ref
- G. A. Sai-Halasz, Proceedings of the IEEE, vol.83, No. 1, January 1995, pp. 20--36.Google ScholarCross Ref
- P. Kapur et al, Design Automaton Conference (DAC) 2002.Google Scholar
- D. Sylvester & K. Keutzer, Proceedings of the IEEE, vol. 89, No. 4, April 2001, pp. 467--489.Google ScholarCross Ref
- J. A. Davis et al, IEEE Transactions on Electron Devices, vol. 45, no.3, March 1998, pp. 590--597.Google ScholarCross Ref
- Ting-Yen Chiang et al, IEDM Technical Digest. 2001 Page(s): 31.2.1--31.2.4.Google Scholar
- L. Arnaud et al, IEEE IRPS, 1999, pp 263--269.Google Scholar
- A. Deutsch et. al.,IEEE Transactions on Microwave Theory and Techniques, vol. 45, No.10, October 1997, pp. 1836--1846.Google ScholarCross Ref
Index Terms
- Self-consistent power/performance/reliability analysis for copper interconnects
Recommendations
Cu surface treatment influence on Si adsorption properties of CuSiN self-aligned barriers for sub-65nm technology node
Self-aligned barriers are widely investigated either in replacement of dielectric liners to decrease the total interconnect k value or as a treatment prior standard dielectric barrier deposition to improve reliability performances. In this paper, a ...
Influence of SiH4 process step on physical and electrical properties of advanced copper interconnects
Self-aligned barriers on copper are widely investigated as a promising solution to replace standard PECVD dielectric barriers for the 65 nm technology node and beyond. As an alternative to electroless or selective CVD deposition, CuSiN barriers, based ...
A copper-dielectric cap interface with high resistance to electromigration for high performance semiconductor devices
In highly integrated semiconductor devices the time to failure of copper interconnects strongly depends on the properties of the copper-dielectric cap interface. In this work a production capable preparation of copper-dielectric cap interfaces with a ...
Comments