Abstract
Embedded wireless devices require secure high-performance cryptography in addition to low-cost and low-energy dissipation. This paper presents for the first time a design methodology for security on a VLIW complex DSP-embedded processor core. Elliptic curve cryptography is used to demonstrate the design for security methodology. Results are verified with real dynamic power measurements and show that compared to previous research a 79% improvement in performance is achieved. Modification of power traces are performed to resist simple power analysis attack with up to 39% overhead in performance, up to 49% overheads in energy dissipation, and up to 11% overhead in code size. Simple power analysis on the VLIW DSP core is shown to be more correlated to routine ordering than individual instructions. For the first time, differential power analysis results on a VLIW using real power measurements are presented. Results show that the processor instruction level parallelism and large bus size contribute in making differential power analysis attacks extremely difficult. This research is important for industry since efficient yet secure cryptography is crucial for wireless communication devices.
- Akkar M., Bevan, R., Dischamp, P., and Moyart, D. 2000. Power analysis, what is now possible…. In ASIACRYPT 2000. Lecture Notes in Computer Science, vol. 1976, 489--502.]] Google ScholarDigital Library
- Benini L., et al. 2000. Battery-driven dynamic power management of portable systems. In Proceedings of IEEE/ACM International Symposium on Systems Level Synthesis. 25--30.]] Google ScholarDigital Library
- Chari S., Jutla, C., Rao, J., and Rohtagi, P. 1999. A cautionary note regarding the evaluation of AES candidates on smart cards. In 2nd AES Candidate Conference, 133--147.]]Google Scholar
- Chudnovsky, D. V. and Chudnovsky, G. V. 1986. Sequences of numbers generated by addition in formal groups and new primality and factorization tests. Applied Mathematics 7, 385--434.]] Google ScholarDigital Library
- Clavier C., Coron, J., and Dabbous, N. 2000. Differential power analysis in the presence of hardware countermeasures. In Proceedings of CHES'00. Lecture Notes in Computer Science, vol. 1965, 252--263.]] Google ScholarDigital Library
- Coron J. 1999. Resistance against differential power analysis for elliptic curve cryptosystems. In CHES '99. Lecture Notes in Computer Science, vol. 1717, 292--302.]] Google ScholarDigital Library
- Gebotys, C. H. 2002. A network flow approach to memory bandwidth utilization in embedded DSP core processors. IEEE Transactions on VLSI Systems 10, 4, 390--398.]] Google ScholarDigital Library
- Gebotys C. and Gebotys, R. 2002. Designing VLSI cores with secure applications. In Proceedings of Cryptographic Hardware and Embedded Systems, Redwood City, CA. Lecture Notes in Computer Science, vol. 2523, Springer-Verlag, Berlin, 114--128.]] Google ScholarDigital Library
- Gebotys C. and Gebotys, R. 2003. A framework for security on NoC technologies. In Proceedings of IEEE International Symposium on VLSI, Fl., USA, 113--117.]] Google ScholarDigital Library
- Hankerson D., Hernandez, J., and Menezes, A. 2000. Software implementation of elliptic curve cryptography over prime fields. White Paper. www.certicom.com.]]Google Scholar
- Hankerson D., Hernandez, J., and Menezes, A. 2000. Software implementation of elliptic curve cryptography over binary fields. White Paper. www.certicom.com.]]Google Scholar
- Itoh K., Takenaka, M., Torii, N., Tmma, S., and Kurihara, Y. 1999. Fast implementation of public-key cryptography on a DSP TMS320C6201. In Lecture Notes in Computer Science, vol. 1717, 61--72.]] Google ScholarDigital Library
- Itoh K., Yajima, J., Takenaka, M., and Torii, N. 2000. DPA countermeasures by improving the window method. In CHES '00, 304--319.]] Google ScholarDigital Library
- Kocher. P. 1998. Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. Lecture Notes in Computer Science, vol. 1998.]] Google ScholarDigital Library
- Kocher P., Jaffe, J., and Jun, B. 1999. Differential power analysis. In CRYPTO'99, 388--397.]] Google ScholarDigital Library
- Liardet, P. and Smart, N. 2001. Preventing SPA/DPA in ECC systems using the Jacobi form. Lecture Notes in Computer Science, vol. 2162, 391--401.]] Google ScholarDigital Library
- May, D., Muller, H., and Smart, N. 2001. Random register renaming to foil DPA. Lecture Notes in Computer Science, vol. 2162, 28--38.]] Google ScholarDigital Library
- Messerges, T., Dabbish, E., and Sloan, R. 1999. Investigations of power analysis attacks on smartcards. In USENIX Workshop on Smartcard Technology.]] Google ScholarDigital Library
- Messerges, T. 2000. Using second-order power analysis to attack DPA resistant software. In Proceedings of CHES. Lecture Notes in Computer Science, vol. 1965, 238--251.]] Google ScholarDigital Library
- Motorola/Lucent. 1999. Star*Core 140 DSP Core Reference Manual.]]Google Scholar
- Muresan, R. and Gebotys, C. H. 2002. Current dynamics based macro-model for power simulation in a complex VLIW DSP processor. IEE Proceedings---Computers and Digital Techniques 149, 4, 173--187.]]Google ScholarCross Ref
- Muresan, R. and Gebotys, C. 2001. Current consumption dynamics at instruction and program level for a VLIW DSP processor. In Proceedings of ACM/IEEE 14th International Symposium on Systems Synthesis. IEEE, Montreal, 130--135.]] Google ScholarDigital Library
- Rankl, W., Effing, W. 2000. Smart Card Handbook, 2nd edn., Wiley, New York.]] Google ScholarDigital Library
- Rosing, M. 1999. Implementing Elliptic Curve Cryptography. Manning Publishing.]] Google ScholarDigital Library
- Tiwari, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. VLSI 2, 4.]] Google ScholarDigital Library
- Wolf, F., Kruse, J., and Ernst, R. 2000. Segment-wise timing and power measurement in software emulation. In Designers Forum DATE.]]Google Scholar
Index Terms
- Design of secure cryptography against the threat of power-attacks in DSP-embedded processors
Recommendations
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsHigh-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in designs of VLIW DSP processors, distributed register files and multi-bank ...
PALF: compiler supports for irregular register files in clustered VLIW DSP processors: Research Articles
Current Trends in Compilers for Parallel Computers (CPC2006)A wide variety of register file architectures—developed for embedded processors—have recently been used with the aim of reducing power dissipation and die size, in contrast with the traditional unified register file structures. This article presents a ...
Comments