Seung Hoon Choi
ABSTRACT
Due to process parameter variations, a large variability in circuit delay occurs in scaled technologies affecting the yield. In this paper, we propose a sizing algorithm to ensure the speed of a circuit under process variation with a certain degree of confidence while maintaining the area and power budget within a limit. This algorithm estimates the variation in circuit delay using statistical timing analysis considering both inter- and intra-die process variation and resizes the circuit to achieve a desired yield. Experimental results on several benchmark circuits show that one can achieve up to 19% savings in area (power) using our algorithm compared to the worst-case design.
- X. Tang, V. De, and J. D. Meindl, "Intrinsic MOSFET parameter fluctuations due to random dopant placement," IEEE Trans. VLSI Systems, pp. 369--376, 1997. Google Scholar
Digital Library
- C. Visweswariah, "Death, taxes and failing chips," Proc. DAC, pp. 343--347, 2003. Google ScholarDigital Library
- J. P. fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," IEEE Trans. CAD, pp. 326--328, 1985.Google Scholar
- S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, "An exact solution of the transistor sizing problem for CMOS circuits using convex optimization," IEEE Trans. CAD, pp. 1612--1634, 1993.Google Scholar
- A. Papoulis, Probability, Random Variables, and Stochastic Processes, McGraw-Hill, 3rd edition, 1991.Google Scholar
- Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998. Google ScholarDigital Library
- H. F. Jyu, S. Malik, S. Devadas, and K. W. Keutzer, "Statistical timing analysis of combinational logic circuits," IEEE Trans. VLSI Systems, pp. 126--137, 1993.Google ScholarDigital Library
- A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, "Path-based statistical timing analysis considering inter- and intra-die correlations," TAU, 2002. Google ScholarDigital Library
- A. Agarwal, D. Blaauw, V. Zolotov, S. Vrudhula, "Computation and refinement of statistical bounds on circuit delay," Proc. DAC, pp. 348--353, 2003. Google ScholarDigital Library
- E. T. A. F. Jacobs, M. R. C. M. Berkelaar, "Gate sizing using a statistical delay model," Proc. DATE, pp. 27--30, 2000. Google ScholarDigital Library
- M. S. Bazaraa, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithms, Wiley, 2nd edition, 1993.Google Scholar
- BPTM, http://www-device.eecs.berkeley.edu/ptmGoogle Scholar
- M. R. C. M. Berkelaar, "Statistical delay calculation, a linear time method," TAU, 1997.Google Scholar
- C. P. Chen, C.C.N.Chu, and D.F.Wong, "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation," IEEE Trans. CAD, pp.1014--1025, 1999. Google ScholarDigital Library
- T. Sakurai and R. Newton, "Delay analysis of series-connected MOSFET circuits," IEEE JSSC, pp. 122--131, 1991.Google Scholar
- R. Y. Rubinstein, Simulation and Monte Carlo method, John Wiley and Sons, 1981. Google ScholarDigital Library
Index Terms
- Novel sizing algorithm for yield improvement under process variation in nanometer technology
Recommendations
On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits
Accurate performance-degradation monitoring of nanometer MOSFET digital circuits is one of the most critical issues in adaptive design techniques for overcoming the performance degradation due to aging phenomena such as negative bias temperature ...
Statistical aging analysis with process variation consideration
ICCAD '11: Proceedings of the International Conference on Computer-Aided DesignAs CMOS devices become smaller, process and aging variations become a major issue for circuit reliability and yield. In this paper, we analyze the effects of process variations on aging effects such as hot carrier injection (HCI) and negative bias ...
Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection
Process together with runtime variations in temperature and voltage, as well as transistor aging, degrade path delay and may eventually induce circuit failure due to timing variations. Therefore, in-field tracking of path delays is essential, and to ...
Comments