Abstract
We outline the hardware architecture of coherent optical receivers supporting >40 Gb/s data rates and extract constraints for compatible signal processing algorithms. Additionally a chipset layout for a 40 Gb/s digital coherent polarization-multiplexed QPSK receiver is presented.
© 2009 Optical Society of America
PDF Article