Abstract
In previous work, we have formalized the notions of “planarization length” and “planarization response function” as key parameters that characterize a given CMP consumable set and process. Once extracted through experiments using carefully designed characterization mask sets, these parameters can be used to predict polish performance in CMP for arbitrary product layouts. The methodology has proven effective at predicting oxide interlevel dielectric planarization results.
In this work, we discuss extensions of layout pattern dependent CMP modeling. These improvements include integrated up and down area polish modeling; this is needed to account for both density dependent effects, and step height limits or step height perturbations on the density model. Second, we discuss applications of the model to process optimization, process control (e.g. feedback compensation of equipment drifts), and shallow trench isolation (STI) polish. Third, we propose a framework for the modeling of pattern dependent effects in copper CMP. The framework includes “removal rate diagrams” which concisely capture dishing height and step height dependencies in dual material polish processes.
Similar content being viewed by others
References
B. Stine, D. Ouma, R. Divecha, D. Boning, J. Chung, D. Hetherington, I. Ali, G. Shinn, J. Clark O. S. Nakagawa, S.-Y Oh, “A Closed-Form Analytic Model for ILD Thickness Variation in CMP Processes,” Proc. CMP-MIC Conf., Santa Clara, CA, Feb 1997.
B. Stine, D. Ouma, R. Divecha, D. Boning, J. Chung, D. Hetherington, C. R. Harwood, O. S. Nakagawa, and S.-Y Oh, “Rapid Characterization and Modeling of Pattern Dependent Variation in Chemical Mechanical Polishing,” IEEE Trans. on Semi. Manuf., vol 11, no.1 pp. 129–140, Feb 1998.
D. Ouma, D. Boning, J. Chung, G. Shinn, L. Olsen, and J. Clark, “An Integrated Characterization and Modeling Methodology for CMP Dielectric Planarization,” International Interconnect Technology Conference, San Francisco, CA, June 1998.
D. Boning, D. Ouma, and J. Chung, “Extraction of Planarization Length and Response Function in Chemical-Mechanical Polishing,” Materials Research Society 1998 Spring Meeting, San Francisco, CA, May 1998.
J. Grillaert, M. Meuris, N. Heylen, K. Devriendt, E. Vrancken, and M. Heyns, “Modelling step height reduction and local removal rates based on pad-substrate interactions,” CMP-MIC, pp. 79–86, Feb. 1998.
P. A. Burke, “Semi-empirical modeling of SiO2 chemical-mechanical polishing planarization,” Proc. VMIC Conf., pp. 379–384, Santa Clara, CA, June 1991.
E. Tseng, C. Yi, and H. C. Chen, “A Mechanical Model for DRAM Dielectric Chemical- Mechanical Polishing Process,” CMP-MIC, pp. 258–265, Santa Clara, CA, Feb. 1997.
T. H. Smith, D. Boning, S. J. Fang, G. B. Shinn, and J. A. Stefani, “A CMP Model Combining Density and Time Dependencies,” Proc. CMP-MIC, Santa Clara, CA, Feb. 1999.
J. Grillaert, M. Meuris, E. Vrancken, K. Devriendt, W. Fyen, and M. Heyns, “Modelling the Influence of Pad Bending on the Planarization Performance During CMP,” Materials Research Society 1999 Spring Meeting, San Francisco, CA, April 1999.
T. Smith, D. Boning, J. Moyne, A. Hurwitz, and J. Curry, “Compensating for CMP Pad Wear Using Run by Run Feedback Control,” VLSI Multilevel Interconnect Conference, pp. 437–440, Santa Clara, CA, June 1996.
D. Boning, A. Hurwitz, J. Moyne, W. Moyne, S. Shellman, T. Smith, J. Taylor, and R. Telfeyan, “Run by Run Control of Chemical Mechanical Polishing,” IEEE Trans. on Components, Packaging, and Manufacturing Technology - Part C, Vol. 19, No.1, pp. 307–314, Oct. 1996.
T. Smith, S. J. Fang, J. A Stefani, G. B. Shinn, D. S. Boning, and S. W. Butler, “On-line Patterned Wafer Thickness Control of Chemical-Mechanical Polishing,” submitted to Journal of Vacuum Science and Technology A, November 1998.
T. Smith, S. Fang, J. Stefani, G. Shinn, D. Boning and S. Butler, “Device Independent Process Control of Chemical-Mechanical Polishing,” Process Control, Diagnostics, and Modeling in Semiconductor Device Manufacturing III, 195th Electrochemical Society Meeting, Seattle, WA, May 1999.
J. T. Pan, D. Ouma, P. Li, D. Boning, F. Redecker, J. Chung, and J. Whitby, “Planarization and Integration of Shallow Trench Isolation,” VLSI Multilevel Interconnect Conference, Santa Clara, CA, June 1998.
S. Ramarajana and S.V. Babu, “Modified Preston Equation For Metal Polishing: Revisited,” Materials Research Society 1999 Spring Meeting, San Francisco, CA, April 1999.
N. Elbel, B. Neureither, B. Ebersberger, and P. Lahnor, “Tungsten Chemical Mechanical Polishing,” J. Electrochem. Soc., Vol. 145, No.5, pp. 1659–1164, May 1998.
J. Grillaert, M. Meuris, N. Heylen, K. Devriendt, E. Vrancken, and M. Heyns, “Modelling step height reduction and local removal rates based on pad-substrate interactions,” Materials Research Society 1998 Spring Meeting, San Francisco, CA, May 1998.
T. Park, T. Tugbawa, J. Yoon, D. Boning, J. Chung, R. Muralidhar, S. Hymes, Y. Gotkis, S. Alamgir, R. Walesa, L. Shumway, G. Wu, F Zhang, R. Kistler, and J. Hawkins, “Pattern and Process Dependencies in Copper Damascene Chemical Mechanical Polishing Processes,” VLSI Multilevel Interconnect Conference, Santa Clara, CA, June 1998.
T. Park, T. Tugbawa, D. Boning, J. Chung, S. Hymes, R. Muralidhar, B. Wilks, K. Smekalin, G. Bersuker, “Electrical Characterization of Copper Chemical Mechanical Polishing,” Proc. CMP-MIC, Santa Clara, CA, Feb. 1999.
S. Hymes, K. Smekalin, T. Brown, H. Yeung, M. Joffe, M. Banet, T. Park, T. Tugbawa, D. Boning, J. Nguyen, T. West, and W. Sands, “Determination of the Planarization Distance for Copper CMP Process,” Materials Research Society 1999 Spring Meeting, San Francisco, CA, April 1999.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Boning, D., Lee, B., Oji, C. et al. Pattern Dependent Modeling for CMP Optimization and Control. MRS Online Proceedings Library 566, 197–209 (1999). https://doi.org/10.1557/PROC-566-197
Published:
Issue Date:
DOI: https://doi.org/10.1557/PROC-566-197