Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation

Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation | IEEE Conference Publication | IEEE Xplore