Latency-driven design for FPGA-based convolutional neural networks | IEEE Conference Publication | IEEE Xplore