CMOS-embedded STT-MRAM arrays in 2x nm nodes for GP-MCU applications | IEEE Conference Publication | IEEE Xplore