Welcome to the InfoSci Platform
Reference Hub1
Computational Aspects of Lattice-Based Cryptography on Graphical Processing Unit

Computational Aspects of Lattice-Based Cryptography on Graphical Processing Unit

Sedat Akleylek, Zaliha Yuce Tok
Copyright: © 2016 |Pages: 30
ISBN13: 9781466694262|ISBN10: 1466694262|EISBN13: 9781466694279
DOI: 10.4018/978-1-4666-9426-2.ch010
Cite Chapter Cite Chapter

MLA

Akleylek, Sedat, and Zaliha Yuce Tok. "Computational Aspects of Lattice-Based Cryptography on Graphical Processing Unit." Improving Information Security Practices through Computational Intelligence, edited by Wasan Awad, et al., IGI Global, 2016, pp. 255-284. https://doi.org/10.4018/978-1-4666-9426-2.ch010

APA

Akleylek, S. & Tok, Z. Y. (2016). Computational Aspects of Lattice-Based Cryptography on Graphical Processing Unit. In W. Awad, E. El-Alfy, & Y. Al-Bastaki (Eds.), Improving Information Security Practices through Computational Intelligence (pp. 255-284). IGI Global. https://doi.org/10.4018/978-1-4666-9426-2.ch010

Chicago

Akleylek, Sedat, and Zaliha Yuce Tok. "Computational Aspects of Lattice-Based Cryptography on Graphical Processing Unit." In Improving Information Security Practices through Computational Intelligence, edited by Wasan Awad, El Sayed M. El-Alfy, and Yousif Al-Bastaki, 255-284. Hershey, PA: IGI Global, 2016. https://doi.org/10.4018/978-1-4666-9426-2.ch010

Export Reference

Mendeley
Favorite

Abstract

In this chapter, the aim is to discuss computational aspects of lattice-based cryptographic schemes focused on NTRU in view of the time complexity on a graphical processing unit (GPU). Polynomial multiplication algorithms, having a very important role in lattice-based cryptographic schemes, are implemented on the GPU using the compute unified device architecture (CUDA) platform. They are implemented in both serial and parallel way. Compact and efficient implementation architectures of polynomial multiplication for lattice-based cryptographic schemes are presented for the quotient ring both Zp [x]/(xn-1) and Zp [x]/(xn+1), where p is a prime number. Then, by using these implementations the NTRUEncrypt and signature scheme working over Zp [x]/(xn+1) are implemented on the GPU using CUDA platform. Implementation details are also discussed.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.