Fault Detection of Bridging Faults in Digital Circuits by Shared Binary Decision Diagram

Article Preview

Abstract:

A new test generation method for the bridging faults in digital circuits is proposed in this paper, the method is based on shared binary decision diagram. The shared binary decision diagram can represent many logic functions simultaneously by sharing isomorphic subgraphs, it is used to represent the digital circuits with multiple primary outputs. The binary decision diagram is constructed respectively for the normal circuit and faulty circuit having a bridging fault. The test vectors of the bridging fault can be produced by a XOR operation of the two binary decision diagrams. The experimental results on a lot of benchmark circuits demonstrate that the test method proposed in this paper can get the test vectors of the bridging faults if the faults are testable.

You might also be interested in these eBooks

Info:

Periodical:

Key Engineering Materials (Volumes 439-440)

Pages:

1235-1240

Citation:

Online since:

June 2010

Export:

Price:

[1] A. Zjajo, J.P. Gyvez. Analog automatic test pattern generation for quasi-static structural test. IEEE Trans. on VLSI, vol. 17, no. 10, pp.1383-1391, (2009).

DOI: 10.1109/tvlsi.2008.2003517

Google Scholar

[2] S.K. Khari, V. Konda, V. Kamakoti. Automatic constraint based test generation for behavioral HDL models. IEEE Trans. on VLSI, vol. 16, no. 4, pp.408-421, (2008).

DOI: 10.1109/tvlsi.2008.917424

Google Scholar

[3] I. Pomeranz, S.M. Reddy. Using dummy bridging faults to define reduced sets of target faults. IEEE Trans. on CAD, vol. 25, no. 10, pp.2219-2227, (2006).

DOI: 10.1109/tcad.2005.860951

Google Scholar

[4] M. Favalli, C. Metra. Testing resistive opens and bridging faults through pulse propagation. IEEE Trans. on CAD, vol. 28, no. 6, pp.915-925, (2009).

DOI: 10.1109/tcad.2009.2017080

Google Scholar

[5] P. Engelke, I. Polian, M. Renovell, B. Becker. Automatic test pattern generation for resistive bridging faults. Journal of Electronic Testing: Theory and Applications, vol. 22, no. 1, pp.61-69, (2006).

DOI: 10.1007/s10836-006-6392-x

Google Scholar

[6] S. Khursheed, U. Ingelsson, P. Rosinger. Bridging fault test method with adaptive power management awareness. IEEE Trans. on CAD, vol. 27, no. 6, pp.1117-1127, (2008).

DOI: 10.1109/tcad.2008.923247

Google Scholar

[7] W. Jue, E.M. Rudnick. Bridge fault diagnosis using stuck-at fault simulation. IEEE Trans. on CAD, vol. 19, no. 4, pp.489-495, (2000).

DOI: 10.1109/43.838998

Google Scholar

[8] J.A. Carrasco, V. Sune. An ROBDD-based combinatorial method for the evaluation of yield of defect-tolerant systems-on-chip. IEEE Trans. on VLSI, vol. 17, no. 2, pp.207-220, (2009).

DOI: 10.1109/tvlsi.2008.2004479

Google Scholar

[9] K. Muma, C. Dongdong, C. Younhee. Combining ESOP minimization with BDD-based decomposition for improved FPGA synthesis. Canadian Journal of Electrical and Computer Engineering, vol. 33, no. 3, pp.177-182, (2008).

DOI: 10.1109/cjece.2008.4721635

Google Scholar

[10] M.G. Karpovsky, R.S. Stankovic, J.T. Astola. Reduction of sizes of decision diagrams by autocorrelation functions. IEEE Trans. on Computers, vol. 52, no. 5, pp.592-606, (2003).

DOI: 10.1109/tc.2003.1197126

Google Scholar

[11] R. Ebendt, R. Drechsler. Approximate BDD minimization by weight. IEEE International Symposium on Circuits and Systems, pp.2974-2977, (2009).

DOI: 10.1109/iscas.2009.5118427

Google Scholar

[12] N. Kettle, A. King. An anytime algorithm for generalized symmetry detection in ROBDDs. IEEE Trans. on CAD, vol. 27, no. 4, pp.764-777, (2008).

DOI: 10.1109/tcad.2008.917592

Google Scholar