p.577
p.585
p.591
p.595
p.599
p.603
p.607
p.611
p.615
Impact of NO Annealing on Flatband Voltage Instability due to Charge Trapping in SiС MOS Devices
Abstract:
We evaluated the effect of NO annealing on hole trapping characteristic of SiC metal-oxide-semiconductor (MOS) capacitor by measuring flatband voltage (VFB) shifts during a constant negative gate voltage stress under UV illumination. Under low stress voltages, the VFB shift due to hole trapping was found to be suppressed by NO annealing. However, the VFB shift of the NO-annealed device increases significantly with stress time under high stress voltage conditions, while the device without NO annealing showed only a slight shift. This result implies that NO annealing enhances generation of hole traps, leading to the degradation of SiC-MOS devices in long-term reliability.
Info:
Periodical:
Pages:
599-602
Citation:
Online since:
May 2016
Price:
Permissions: