p.477
p.483
p.489
p.493
p.497
p.501
p.505
p.509
p.513
1200 V SiC IE-UMOSFET with Low On-Resistance and High Threshold Voltage
Abstract:
A critical issue with the SiC UMOSFET is the need to develop a shielding structure for the gate oxide at the trench bottom without any increase in the JFET resistance. This study describes our new UMOSFET named IE-UMOSFET, which we developed to cope with this trade-off. A simulation showed that a low on-resistance is accompanied by an extremely low gate oxide field even with a negative gate voltage. The low RonA was sustained as Vth increases. The RonA values at VG=25 V (Eox=3.2 MV/cm) and VG=20V (Eox=2.5 MV/cm), respectively, for the 3mm x 3mm device were 2.4 and 2.8 mWcm2 with a lowest Vth of 2.4 V, and 3.1 and 4.4 mWcm2 with a high Vth of 5.9 V.
Info:
Periodical:
Pages:
497-500
Citation:
Online since:
May 2017
Keywords:
Price:
Permissions: