1200 V SiC IE-UMOSFET with Low On-Resistance and High Threshold Voltage

Article Preview

Abstract:

A critical issue with the SiC UMOSFET is the need to develop a shielding structure for the gate oxide at the trench bottom without any increase in the JFET resistance. This study describes our new UMOSFET named IE-UMOSFET, which we developed to cope with this trade-off. A simulation showed that a low on-resistance is accompanied by an extremely low gate oxide field even with a negative gate voltage. The low RonA was sustained as Vth increases. The RonA values at VG=25 V (Eox=3.2 MV/cm) and VG=20V (Eox=2.5 MV/cm), respectively, for the 3mm x 3mm device were 2.4 and 2.8 mWcm2 with a lowest Vth of 2.4 V, and 3.1 and 4.4 mWcm2 with a high Vth of 5.9 V.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

497-500

Citation:

Online since:

May 2017

Export:

Price:

* - Corresponding Author

[1] T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, and Y. Yokotsuji, Technical Digest of International Electron Devices Meeting (2011) 599-601.

DOI: 10.1109/iedm.2011.6131619

Google Scholar

[2] Y. Kagawa, N. Fujiwara, K. Sugawara, R. Tanaka, Y. Fukui, Y. Yamamoto, N. Miura, M. Imaizumi, S. Nakata, and S. Yamakawa, Mater. Sci. Forum, 778-780 (2014) 919-922.

DOI: 10.4028/www.scientific.net/msf.778-780.919

Google Scholar

[3] S. Harada, Y. Kobayashi, K. Ariyoshi, T. Kojima, J. Senzaki, Y. Tanaka and H. Okumura, Electron Device Letters, 37 (2016) 314-316.

DOI: 10.1109/led.2016.2520464

Google Scholar

[4] Y. Kobayashi, S. Harada, H. Ishimori, S. Takasu, K. Ariyoshi, M. Sometani, M. Takei, Y. Tanaka and H. Okumura, Mater. Sci. Forum, 858 (2016) 974-977.

DOI: 10.4028/www.scientific.net/msf.858.974

Google Scholar

[5] S. Harada, M. Kato, K. Suzuki, M. Okamoto, T. Yatsuo, K. Fukuda and K. Arai, Technical Digest of International Electron Devices Meeting (2006) 903-906.

Google Scholar