

A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)

Afaq Ahmad

Department of Electrical and Computer Engineering
College of Engineering, Sultan Qaboos University
P. O. Box 33, Postal Code 123; Muscat, Sultanate of Oman
Telephone: (+ 968) 2414 1327
Fax: (+968) 2441 3416
afaq@squ.edu.om

ABSTRACT

This paper investigates the impact of the changes of the characteristic polynomials and initial loadings, on behaviour of aliasing errors of parallel signature analyzer (Multi-Input Shift Register), used in an LFSR based digital circuit testing technique. The investigation is carried-out through an extensive simulation study of the effectiveness of the LFSR based digital circuit testing technique. The results of the study show that when the identical characteristic polynomials of order n are used in both pseudo-random test-pattern generator, as well as in Multi-Input Shift Register (MISR) signature analyzer (parallel type) then the probability of aliasing errors remains unchanged due to the changes in the initial loadings of the pseudo-random test-pattern generator.

KEYWORDS

LFSR, MISR, BIST, Characteristic Polynomial, Primitive

1.0 INTRODUCTION

Reliability is one of the main considerations in any circuit design. It involves a correct and predictable behaviour of the circuit according to design specifications over a sufficiently long period of time. To achieve this goal, the logic-circuit design is aimed at an error-free circuit operation. Unfortunately, in spite of all possible care being bestowed on design and simulation, hardware faults resulting from physical defects (e.g. mask defects, manufacturing process flaws) will occur in the hardware implementation of the logic circuit. Hence, when a fault occurs anyway, one must be able to detect the presence of the fault and, if desired to pinpoint its location. This task is accomplished by testing the circuit. System maintenance draws heavily upon the testing capability of the logic system [1], [2].

Digital circuit manufacturers are well aware of the need to incorporate testability features early in the design stage, or otherwise they have to incur higher testing costs, subsequently. An empirical relationship, that have been used for estimating the cost of finding a faulty chip, indicates that the cost increases by a factor of 10, as fault finding advances from one level to the next [3] – [7]. However, recent studies have shown that the cost of testing and fault finding, at system and field level, is higher than this factor of 10 and increases exponentially [7] – [9]. Thus, if a fault can be detected at chip or board level, then significantly larger costs per fault can be avoided. This is the prime reason that attention has now focused on providing testability at chip, module or even at board level.

Any test methodology usually consists of

- (i) A test strategy for generating the test-stimuli,
- (ii) A strategy for evaluating output responses, and
- (iii) Implementation mechanisms to realize the appropriate strategies in test-generation and response evaluation.

Present day philosophy to achieve economical and cost effective testing of Very Large Scale Integration (VLSI) components and systems is to provide on-chip testing. Though these techniques involve additional chip area for the added test circuitry, they have provided reasonable testability levels. In fact it has been reported that, for about 20% additional silicon area required, more than 98% of the chip design can be checked using structured Design For Testability (DFT) approaches [7] – [11].

As a natural outcome of the structured design approach for DFT, built-in testing has drawn considerable attention. Usually a built-in test methodology is defined as the one that incorporates both test-pattern generation and response data compression mechanisms internally in the chip itself. If this methodology is self-sufficient in detecting the faults of its internal test circuitry also, then such a methodology is referred to as Built-In Self-Test (BIST) in test literature. The main emphasis in BIST designs is that to provide close to one hundred percent testing of combinational circuits [10], [12]. In particular, pseudo-random test-pattern generation followed by the compression of response data by signature analysis has become a standard form of testing in BIST environment. Linear Feedback Shift Registers (LFSRs) have been proposed as an integral part of a sequential logic design, such that they can be used to both generate and compact the results of a test. Undoubtedly, an LFSR based pseudo-random test-pattern generation is an extremely simple tool for generating desired sequence as well as the length of the test-stimuli. Many estimation schemes are readily available for computing the length of test patterns where the desired sequence of the test-patterns can be obtained by the predetermined seed of the LFSRs. Further, the effective testing of large circuits uses the concept of 'pseudo-exhaustive testing' where the principle of divide and conquer is applied [13] – [19].

Difficulty arises when the resulting response data obtained from the Circuit Under Test (CUT) is compressed into small signatures using Signature Analyzer (SAZ). Although, this scheme of SAZ is easily implemented by an LFSR either in the form of Single Input Shift Register (SISR) – serial SAZ or MISR- parallel SAZ. But this leads to loss of information, due to the erroneous response patterns that get compressed into the same signature as the fault-free signature of the CUT. Thus, some of the faults might go undetected due to this masking phenomenon. This compression can further reduce the fault-coverage in the BIST scheme. This problem of error masking is called aliasing [20] – [25].

Methods to determine the extent of fault escape caused by a response compressor are not readily available. However, various attempts have been made to analyze and improve the basic SAZ's realization methods [26] – [33]. The end goal of the above schemes, individually, or with a combination of these, is to reduce the deception volume [26]. Methods that consider both, the test pattern generator and response data compressor factors in totality and simultaneously, in analyzing the aliasing behaviour of the circuit, are not available. There is a growing need for such an approach, which comprehensively looks at aliasing problems with respect to both test pattern generator and response data compressor and reflects the true aliasing characteristics. This is the prime justification of the research work in this area. Therefore, towards this direction a research work have been done [34], [35]. Through these papers, different studies were carried out to investigate the roles of characteristic polynomials used in Pseudo-Random Test-Pattern Generator (PRTPG) as well as in SAZ, and initial loading of PRTPG with the behaviour of aliasing errors of SAZ. The work contained in the papers [34], [35] used separate different structures (internal and external exclusive-OR types) of LFSRs. However, both the papers considered SISR type of SAZ. This paper is an extension of the previous research where MISR type of SAZ is used. In this work external exclusive-OR type and internal exclusive-OR type LFSR is used in PRTPG and MISR respectively. The results of the study show that the probability of aliasing errors remains unchanged due to the change in the initial loading when the identical characteristic polynomials of order n are used in both PRTPG, as well as in SAZ (MISR type).

2.0 MATHEMATICAL CHARACTERIZATION OF LFSR

In this section we consider briefly the mathematical background, definitions and theorems related to an LFSR. Details can be found in literatures [36] – [39]. Basic definitions and theorems are given below for the sake of completeness.

Let $[A]$ represent the state transition matrix of order $n \times n$, for an n stage LFSR shown in Figure 1. Assume the state at any time ‘ t ’ be represented by vector $[Q(t)] = [q_n(t), \dots, q_j(t), \dots, q_2(t), q_1(t)]$ (which is effectively the contents of the LFSR) where each q_j represents the state of the j^{th} stage of the LFSR. Further, let the LFSR feedback stages be numbered from C_0 to C_n , proceeding in the same direction as the shifting occurs i.e. left to right. Let the present state of the LFSR be represented by $[Q(t)]$ and, one clock later, the next state by $[Q(t+1)]$; then the relationship between the two states is given by Equation (1).




Figure 1. An n -bit LFSR model

$$\begin{bmatrix} q_n(t+1) \\ q_{n-1}(t+1) \\ q_{n-2}(t+1) \\ \vdots \\ q(t+1) \\ q(t+1) \end{bmatrix} = \begin{bmatrix} c_n & c_{n-1} & \dots & c_2 & c_1 \\ 1 & 0 & \dots & 0 & 0 \\ 0 & 1 & \dots & 0 & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ 0 & 0 & \dots & 0 & 1 \\ 0 & 0 & \dots & 1 & 0 \end{bmatrix} \begin{bmatrix} q_n(t) \\ q_{n-1}(t) \\ q_{n-2}(t) \\ \vdots \\ q(t) \\ q(t) \end{bmatrix} \quad (1)$$

$$\text{where, } c_j = 0 \text{ or } 1, \text{ for } 1 \leq j \leq n-1 \text{ and } c_j = 1, \text{ for } j = n. \quad (2)$$

In Equation (2), the values of C_j show the existence or absence of a feedback connection from the j^{th} stage of the LFSR. Equation (1) can be written as

$$[Q(t+1)] = [A][Q(t)] \quad (3)$$

If $[Q] = [Q(0)]$ represents a particular initial loading of the LFSR, then the sequence of states through which the LFSR will pass during successive times is given by

$$[Q(t)], [A][Q(t)], [A]^2[Q(t)], [A]^3[Q(t)], \dots$$

Let the matrix ‘period’ be the smallest integer p for which $[A]^p = I$, where I is an identity matrix. Then $[A]^p[Q(t)] = [Q(t)]$ for any non zero initial vector $[Q(0)]$, indicating the ‘cycle length (or period)’ of the LFSR is p .

Thus, on the basis of this property of periodicity of LFSR and Equation (3), it follows that

$$[Q(t)] = [Q(t+p)] = [A]^p[Q(t)] \quad (4)$$

Definition 1:

The cycle length p, for vector $[Q(0)] = 0$ is always 1, which is independent of matrix [A].

Definition 2: The period p of an n bit LFSR will only be maximal when $p = m = 2^n - 1$.

For the matrix [A] of the LFSR, the characteristic equation is given by Determinant $[A - \lambda I] = 0$. Thus,

$$F(\lambda) = \begin{vmatrix} C_n - \lambda & C_{n-1} - \lambda & C_{n-2} - \lambda & \dots & C_{n-i} - \lambda & C_2 - \lambda & C_1 - \lambda \\ 1 & -\lambda & 0 & \dots & 0 & 0 & 0 \\ \vdots & \vdots & \vdots & \dots & -\lambda & \vdots & \vdots \\ 0 & 0 & 0 & \dots & 1 & -\lambda & 0 \\ 0 & 0 & 0 & \dots & 0 & 1 & -\lambda \end{vmatrix} \quad (5)$$

Definition 3: For the matrix [A] of an LFSR, the polynomial of {determinant $[A - \lambda I]$ } is called the characteristic polynomial $F(\lambda)$ of the LFSR and can be written as

$$F(\lambda) = 1 + \sum_{j=1}^n C_j \lambda^j \quad ; C_n = 1. \quad (6)$$

Let, $T(\lambda)$ denote the characteristic polynomial of an n stage LFSR used in PRTPG. Let, $\{a_1, a_2, \dots, a_{n+1}, a_n\}$ be the initial state of the shift register. The sequence of numbers $a_0, a_1, a_2, \dots, a_q, \dots$ can be associated with a polynomial, called generating function $M(\lambda)$, by the rule

$$M(\lambda) = a_0 + a_1 \lambda + \dots + a_q \lambda^q + \dots$$

Let $\{a_q\} = a_0, a_1, a_2, \dots$ represent the output sequence generated by an LFSR used as PRTPG, where $a_i = 0$ or 1. Then this sequence can be represented as

$$M(\lambda) = \sum_{q=0}^{\infty} a_q \lambda^q \quad (7)$$

From the structure of the type of the LFSR shown in Figure 2, it can be seen that if the current state of the j^{th} flip-flop is a_{q-j} , for $j = 1, 2, \dots, n$, then by the recurrence relation

$$a_q = \sum_{j=1}^n C_j a_{q-j} \quad (8)$$

Substituting (8) in (7)

$$M(\lambda) = \sum_{q=0}^{\infty} \sum_{j=1}^n C_j a_{q-j} \lambda^q \quad (9)$$

Or, by solving for generating function, it can be shown that $M(\lambda)$ is given by

$$M(\lambda) = \frac{\sum_{j=1}^n C_j \lambda^j (a_{-j} \lambda^j + a_{-j+1} \lambda^{j+1} + \dots + a_{-1} \lambda^1)}{1 + \sum_{j=1}^n C_j \lambda^j} \tag{10}$$

$$M(\lambda) = \frac{\sum_{j=1}^n C_j (a_{-j} + a_{-j+1} \lambda + \dots + a_{-1} \lambda^{j-1})}{1 + \sum_{j=1}^n C_j \lambda^j} \tag{11}$$

Or,

$$M(\lambda) = \frac{B(\lambda)}{T(\lambda)} \tag{12}$$

Thus, the PRTP (represented by polynomial $M(\lambda)$), generated by the LFSR can be obtained through the long division of the function $B(\lambda)$ by $T(\lambda)$. Therefore, it can be implied from the Equation (11) that the generated sequence $M(\lambda)$ is function of initial loading as well characteristic polynomial of the LFSR used in the realization of the PRTPG.

3.0 MULTI-INPUT SHIFT REGISTER (MISR) MODEL

Figure 2 shows a typical MISR configuration. This configuration of MISR is based on the internal-EXOR. In the figure, n denotes the length of the MISR, i.e., the number of FFs in the register. Also, the LFSR feedback stages be numbered from C_n to C_1 , are the binary coefficients of the characteristic polynomial P (of the MISR).




Figure 2. An n-bit MISR model

$$P(\lambda) = 1 + \sum_{j=1}^n C_j \lambda^j \tag{13}$$

Let f_i be the content of the i -th FF, then the state of the MISR (i.e., the sequence $r = r_n + r_{n-1} + \dots + r_2 + r_1$) can be represented by the state polynomial

$$s(\lambda) = r_n \lambda^{n-1} + r_{n-1} \lambda^{n-2} + \dots + r_2 \lambda + r_1 \tag{14}$$

Similarly, an n -bit input sequence ($d = D_n + D_{n-1} + \dots + D_2 + D_1$) can be represented by the input polynomial.

$$d(\lambda) = D_n \lambda^{n-1} + D_{n-1} \lambda^{n-2} + \dots + D_2 \lambda + D_1 \tag{15}$$

The signature obtained by SAZ (any SISR or MISR) is defined as the final state of the register after the input sequence d has been entered into the register. Then the MISR signature can be given as

$$s(x) = D(x) \text{ mod } P(x) \tag{16}$$

Thus, the theory behind the use of the LFSR for SAZ is based on the concept of polynomial division process, where the remainder left in the register after the last bit of input data is sampled, corresponds to the final signature. Whereas, the output sequence from the nth bit of the LFSR defines the quotient, QO of the division. In general, the shift register is initialized by the reset or by parallel load function of the register, at a time of fault-free evaluation as well as every time when a new fault is injected in the CUT. Assume that the CUT is of combinational nature with n primary inputs and k primary outputs. If the initial state of the LFSR is all 0's, let the final state of the LFSR be represented by the polynomial s(λ). Then it can be shown that these polynomials are related by the equation

$$\frac{d(\lambda)}{P(\lambda)} = QO(\lambda) + \frac{s(\lambda)}{P(\lambda)} \tag{17}$$

where, P(λ) is the characteristic polynomial of the LFSR structure used in MISR-SAZ. Hence an LFSR carries out polynomial division on the input data stream by the characteristic polynomial, producing an output stream corresponding to the quotient QO(λ) and remainder s(λ).

3.0 SIMULATION STUDY

The testing model employed in the simulation study for PRTPG and MISR is as described in section 2 and shown in Figures 1 and 2. Various combinational circuits have been simulated using the manufacturer's logical diagrams with gate level description. A single stuck-at fault model is assumed. Where, s-a-0 and s-a-1 faults are postulated on each individual, N_L, branches of the each CUT. In the case of each n-input CUT, identical all possible characteristic polynomials of order n are individually applied to PRTPG and MISR-SAZ as well. All possible initial loading of PRTPG, 2ⁿ-1, are exhausted to monitor the aliasing error behaviour of MISR-SAZ. These characteristic polynomials are generated using the algorithms developed and reported in papers [2], [40] and [41]. To make it more readable the simulation procedure used to study the aliasing behaviour is described below.

Simulation procedure

```

Begin
(For an n-input CUT)
    NL = total number of branches in the CUT;
    NP = total number of possible characteristic polynomial of order n, over GF(2);
    Li = is the periodicity of ith characteristic polynomial of order n;
    NS = total number of possible initial loading {NS = 2n-1, excluding S =[000..0]};
    RC = is the aliasing count;
    For i = 1 to NP, do
    For r = 1 to NS, do
    Begin
    
```

```

Choose  $i^{\text{th}}$  characteristic polynomial for PRTPG as well as for SAZ {i.e.
 $T_i(\lambda)$  and  $P_i(\lambda)$ } respectively;
Choose  $r^{\text{th}}$  initial loading  $S_r$ ;
Generate test stimuli of length  $L_i$ ;
Choose circuit response  $d_g$  {fault-free circuit response};
Compute  $s_g$  {fault-free signature};
For  $t = 1$  to  $2NL$ , do
Begin
Initialize aliasing count RC;
Choose circuit response  $d_{ft}$  { $d_{f1}$  has fault number 1 inserted,  $d_{f2}$  has fault
number 2 inserted, etc.};
Compute signature  $s_{ft}$  {signature when the  $t^{\text{th}}$  fault is inserted};
Compare  $s_{ft}$ , with  $s_g$  if  $s_{ft} \neq s_g$  then, increment aliasing count RC;
End do;
Write aliasing count {one each for  $s_r$ ,  $T_i(\lambda)$ ,  $P_i(\lambda)$ };
End do;
End.
    
```

The above procedure is used to observe the effect of the characteristic polynomials used in PRTPG as well as in MISR-SAZ along with the initial loading of PRTPG on aliasing counts of MISR-SAZ. The aliasing counts for the circuits of Table 1 were monitored for the sets of all NP and NS of order n.

Table 1. Summary of simulated circuits

Circuit Number	Module of IC Number	Circuit Specifications (n-inputs, k-outputs)	Number of Faults Injected	NP / NS of order n
C-1	SN-74LS139 DUAL 2-TO-4 LINE DECODER/ DEMULTIPLEXER	3-inputs; 4-outputs 9-gates	58	2 / 7
C-2	SN-74LS82 2-BIT BINARY FULL ADDER	5-inputs; 3-outputs 21-gates	148	6 / 31
C-3	SN-74H87 4-BIT TRUE/ COMPLEMENT, ZEO/ ONE ELEMENT	6-inputs; 4-outputs 14-gates	64	6 / 63

The observed results demonstrates that when the identical characteristic polynomials are used in both the PRTPG and MISR-SAZ, then any change in initial loading of PRTPG does not change the value of aliasing count. Due the complexity of the result sets and space only a candidate of result for circuits summarized in Table 1 are shown in Tables 2 to 4. In Tables 2 – 4 the aliasing count is shown. These values of aliasing counts remain unchanged for all the possible changes of initial loading of PRTPG.

Table 2. Aliasing errors for all possible NS for circuit C-1

PRTPG $T(\lambda)$	MISR-SAZ $P(\lambda)$	
	$1+\lambda+\lambda^4$	$1+\lambda^3+\lambda^4$
$1+\lambda+\lambda^3$	9	13
$1+\lambda^2+\lambda^3$	13	9

Table 3. Aliasing errors for all possible NS for circuit C-2

PRTPG $T(\lambda)$	MISR-SAZ $P(\lambda)$	
	$1+\lambda+\lambda^3$	$1+\lambda^2+\lambda^3$
$1+\lambda^3+\lambda^5$	4	12
$1+\lambda^2+\lambda^5$	17	15
$1+\lambda^2+\lambda^3+\lambda^4+\lambda^5$	13	9
$1+\lambda+\lambda^3+\lambda^4+\lambda^5$	14	16
$1+\lambda+\lambda^2+\lambda^4+\lambda^5$	10	18
$1+\lambda+\lambda^2+\lambda^3+\lambda^5$	7	11

Table 4. Aliasing errors for all possible NS for circuit C-3

PRTPG $T(\lambda)$	MISR-SAZ $P(\lambda)$	
	$1+\lambda+\lambda^4$	$1+\lambda^3+\lambda^4$
$1+\lambda^5+\lambda^6$	24	19
$1+\lambda+\lambda^6$	6	18
$1+\lambda^2+\lambda^3+\lambda^5+\lambda^6$	17	22
$1+\lambda+\lambda^4+\lambda^5+\lambda^6$	21	16
$1+\lambda+\lambda^3+\lambda^4+\lambda^6$	23	26
$1+\lambda+\lambda^2+\lambda^5+\lambda^6$	19	28

4.0 CONCLUSIONS

It has been demonstrated through this simulation study that the change of the initial loading of PRTPG does not have any impact on the effectiveness of an LFSR based digital circuit testing technique that uses identical characteristic polynomials in both the PRTPG and MISR-SAZ as well. Thus, this result restricts the outright use of the results of findings; that the effectiveness of LFSR based digital circuit testing techniques can be improved by changing the initial loading of PRTPG. Thus, for effective use of initial loading of PRTPG of LFSR based digital circuit testing technique, it is essential to analyze the role of characteristic polynomials used in PRTPG as well as in MISR-SAZ. Although, our investigation is limited with small sizes of circuits but the trend of results suggests for further through analytical investigation.

5.0 REFERENCES

- [1] Ahmad, A., Reliability Computation of Microprocessor Based Mechatronic Systems – A Highlight for Engineers, to appear in: Caledonian Journal of Engineering (CJE) vol. 6, no. 2, pp. 1 – 7, 2010.
- [2] Ahmad, A., Dawood Al-Abri, Design of an Optimal Test Simulator for Built-In Self Test Environment”, To appear in: The Journal of Engineering Research, vol. 7, no. 2, pp. 69 – 79, 2010.
- [3] Muehldrof, E.I. and Savakar, A.D. 1981. LSI Logic Testing - An Overview. IEEE Transactions on Computers, C-30(1), pp 1-17, 1981.
- [4] Bennets, R. G.1982. Introduction to Digital Board Testing. Crane Russak Ltd., New York.
- [5] Abadir, M. S., and Reghbati, H. K., LSI Testing Techniques. IEEE Micro, 3(1), pp 34-51, 1983.
- [6] Williams, T. W. and Parker, K. P., Design for Testability - A Survey, IEEE Proceedings, 71(1), pp 98-112, 1983.
- [7] Ahmad, A., Testing of complex integrated circuits (ICs) – The bottlenecks and solutions, Asian Journal of Information Technology, vol. 4, no. 9, pp. 816 – 822
- [8] Williams, T. W., VLSI Testing. IEEE Computer, 17(10), pp 126-136, 1984.
- [9] Ahmad, A., Achievement of Higher Testability Goals through the Modification of Shift Registers In LFSR-based Testing. International Journal of Electronics, 82(3), pp 249-260, 1997.
- [10] Buehler, M. G., and Sievers, M. W., Off-line Built-in Testing Techniques for VLSI Circuits. IEEE Computer, 5(6), pp 69-82, 1982.
- [11] Bierman, H., VLSI Test Gear Keeps With Chip Advances - Special Report. Electronics, pp 125-128, 1984.
- [12] Mc-Cluskey, E.J., Built-in Self-Test Techniques. IEEE Design & Test of Computers, 2(2), pp 21-28, 1985.
- [13] Ibbarra, O. H., and Sahni, S. K., Polynomially Complete Fault Detection Problems. IEEE Transactions on Computers, C-24(3), pp 24-29, 1975.
- [14] Mc-Cluskey, E. J., and Boizorgui-Nesbat, S., Design for Autonomous Test. IEEE Transactions on Computers, C-30(11), pp 866-875, 1981.

- [15] Hung, A. C., and Wang, F. C., A Method for Test-Generation from Testability Analysis. Proceedings of the IEEE. International Test Conference (ITC-1985 IEEE Computer Society Press), pp 62-78, 1985.
- [16] Dufanza, C. and Cambon, G., LFSR Based Deterministic and Pseudo-Random Test Pattern Generator Structure. Proceedings of European Test Conference, pp 27-34, 1991.
- [17] Touba, N.A. and Pouya, B., Testing Core-Based Designs Using Partial Isolation Rings. IEEE Design & Test Magazine, 14(5), pp 52-59, 1997.
- [18] Touba, N.A. and Mc-Cluskey, E.J., RP-SYN: Synthesis of Random-Pattern Testable Circuits with Test Point Insertion. IEEE Transactions on Computer-Aided Design, 18(8), pp 1202-1213, 1999.
- [19] Ahmad A, Al-Lawati, A. M. J. and Ahmed M. Al-Naamany, Identification of test point insertion location via comprehensive knowledge of digital system's nodal controllability through a simulated tool, Asian Journal of Information Technology (AJIT), vol. 3, no. 3, pp. 142 – 147, 2004.
- [20] Frohwerk, R.A., Signature Analysis: A New Digital Field Services Methods. Journal of Hewlett-Packard, 5, pp 2-8, 1977.
- [21] Smith, J.E., Measure of Effectiveness of Fault in Signature Analysis. IEEE Transactions on Computers, C-29(6), pp 510-514, 1980.
- [22] Kiryonov, K.G., 'On Theory of Signature Analysis - Communications Equipment. Radioizm Tekh, 27(2), pp 1-46, 1980.
- [23] Akl, S.G., Digital Signatures - A Tutorial Survey. IEEE Computer, 16(2), pp 15-24, 1983.
- [24] Davies, D.W., Applying the RSA Digital Signature to Electronic Mail. Computer, 16(2), pp 55-65, 1983.
- [25] Yarmolic, V.N., On the Validity of Binary Data Sequence by Signature Analyzer. Electron Model, 6, pp 49-57, 1985.
- [26] Agrawal, V.K., Increased Effectiveness of Built-in Testing by Output Data Modification. Digest of the 13th int'l Symposium on Fault-Tolerant computing (FTCS-13 IEEE Computer Society Press), pp 227-234, 1983.
- [27] Eichelberger, E.B. and Lindbloom, E., Random Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test. IBM Journal, 27(3), pp 265-272, 1983.
- [28] Hassan, S. Z., and Mc-Cluskey, E. J., Increased Fault-Coverage through Multiple Signatures. Digest of 14th Int'l Symposium on Fault-Tolerant Computing (FTCS-14 IEEE Computer Society Press), pp 354-359, 1984.
- [29] Bhavasar, D. K., and Krishnamurthy, B., Can We Eliminate Fault Escape in Self-Testing by Polynomial Division? Proceedings of the IEEE Int'l Test Conference (ITC - IEEE Computer Society Press), pp 134-139, 1984.
- [30] Williams, T.W., Daehn, W., Gruetzner, M. and Starke, C.W., Bounds and Analysis of Aliasing Errors in Linear Feedback Shift Registers. IEEE Transactions on Computer-Aided Design, 7(1), pp 75-83, 1988.

- [31] Robinson, J. P., and Saxsena, N.R., Simultaneous Signature and Syndrome Compression. IEEE Transactions on Computer Aided Design, CAD-7, pp 589-594, 1988.
- [32] Ahmad, A., Nanda, N.K., and Garg, K., Are Primitive Polynomial Always Best in Signature Analyzer? IEEE Design & Test of Computers, 7(4), pp 36-38, 1990.
- [33] Raina, R. and Marinos, P.N., Signature Analysis with Modified Linear Feedback Shift Registers (M-LFSRs). Digest of 21st Int'l Symposium on Fault-Tolerant Computing (FTCS-21, IEEE Computer Soc. Press) pp 88-95, 1991.
- [34] Ahmad, A., Investigation of a constant behaviour aliasing errors in signature analysis due to the use of different ordered test-patterns in a BIST testing techniques," Journal of Microelectronics and Reliability, (PERGAMON, Elsevier Science), vol. 42, pp. 967 – 974, 2002.
- [35] Ahmad, A., Constant error masking behaviour of an internal XOR type signature analyzer due to the changed polynomial seeds," Journal of Computers & Electrical Engineering (PERGAMON, Elsevier Science), vol. 28, no. 6, pp. 577 – 585, 2002.
- [36] Peterson, W.W., and Weldon, J.J., Error Correcting Codes. MIT Press, Cambridge, London, 1972.
- [37] Matyas, S.M., and Meyer, C.H., Electronic Signature for Data Encryption Standard. IBM Technical Bulletin, 24(5), pp 2332-34, 1981.
- [38] Golomb, S.W. Shift Register Sequences. Aegean Park Press, Leguna Hills - U.S.A., 1982.
- [39] Ahmad, A., Development of State Model Theory for External Exclusive NOR Type LFSR Structures, Enformatika, Volume 10, December 2005, pp. 125 – 129, 2005
- [40] Ahmad A. and Elabdalla A. M., An efficient method to determine linear feedback connections in shift registers that generate maximal length pseudo-random up and down binary sequences," Computer & Electrical Engineering - An Int'l Journal (USA), vol. 23, no. 1, pp. 33-39, 1997
- [41] Ahmad, A., Al-Musharafi, M.J., and Al-Busaidi S., A new algorithmic procedure to test m-sequences generating feedback connections of stream cipher's LFSRs, Proceedings IEEE conference on electrical and electronic technology (TENCON'01), Singapore, August 19 – 22, 2001, vo. 1, pp. 366 – 369, 2001.

ACKNOWLEDGEMENTS

The acknowledgements are due to authorities of Sultan Qaboos University (Sultanate of Oman) for providing generous research support grants and environments for carrying out the research works.

Author (Short Biography)



Afaq Ahmad belongs to department of Electrical and Computer Engineering department at Sultan Qaboos University, Sultanate of Oman. He holds B.Sc. Eng., M.Sc. Eng., DLLR and Ph.D. degrees. Ahmad did his PhD from IIT Roorkee, India in 1990. Before joining Sultan Qaboos University, Dr. Ahmad was Associate Professor at Aligarh Muslim University, India. Prior to starting carrier at Aligarh, he also worked as consultant engineer with Light & Co., lecturer with REC Srinagar and senior research fellow with CSIR, India.

Dr. Ahmad is Fellow member of IETE (India), senior member of IEEE Computer Society (USA) and life member of SSI (India), senior member IACSIT, member IAENG and WSEAS; He has published over 100 technical papers. At present he is associated as editors and reviewers of many reputed journals. He has delivered many keynote, invited addresses, extension lectures, organized conferences, short courses, and conducted tutorials at various universities of globally repute. He chaired many technical sessions of international conferences, workshops, symposiums, seminars, and short courses. He has undertaken and satisfactorily completed many highly reputed and challenging consultancy and project works. His research interests are: fault diagnosis and digital system testing, data security, graph theoretic approach, microprocessor based systems and computer programming.

Dr. Ahmad's field of specialization is VLSI testing and fault-tolerant computing.