The Transactions of The Korean Institute of Electrical Engineers (전기학회논문지)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a Rectenna Using Dual Band/Dual Polarization Microstrip Patch Antenna

이중대역/이중편파 패치 안테나를 이용한 렉테나 설계

  • 서기원 (국민대학교 전자공학부) ;
  • 김정한 (국민대학교 전자공학부) ;
  • 노형환 (국민대학교 전자공학부) ;
  • 성영락 (국민대학교 전자공학부) ;
  • 오하령 (국민대학교 전자공학부) ;
  • 박준석 (국민대학교 전자공학부)
  • Received : 2010.01.21
  • Accepted : 2010.08.20
  • Published : 2010.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This letter presents that a rectenna can utilize more stable wireless power by using a new design dual band/dual polarization microstrip patch antenna and 2 stage voltage multiplier at 2.4 GHz band and 3.1 GHz band. The proposed antenna is a new microstrip patch antenna design to make impedance matching possible by using slotted capacitive coupling between the patch and $50\Omega$ feed line on a ground plane. Its advantage is that the size of the rectenna can be reduced by using $50\Omega$ feed line on the ground plane, which can be used efficiently. The dual band/dual polarization microstrip patch antenna shows circular polarization at 2.4 GHz band and linear polarization at 3.1 GHz band. Under -10 dB return loss, The dual band/dual polarization microstrip patch antenna obtains 340 MHz bandwidth as 2.23~2.57 GHz and 375 MHz bandwidth as 2.95~3.325 GHz. Also, 2 Stage Voltage multiplier is possible to operate at 2.4 GHz band and 3.1 GHz band. The designed retenna can usually obtain wireless power at both 3.1 GHz band, and 2.4 GHz band applications such as Wi-Fi, Bluetooth, Wireless LAN, etc. So more stable wireless power can be utilized at the same time.

Keywords

References

  1. A. Ghosh, S. Devadas, K. Keutzer and J. White, "Estimation of Average Switching Activity in Combinational and Sequential Circuits," ACM/IEE Design Automation Conf., pp. 253-259, 1992.
  2. F.N. Najm, "A Survey of Power Estimation Techniques in VLSI Circuits," IEEE Trans. on VLSI Systems, pp. 446-455, Dec. 1994.
  3. J. Monteiro, S. Devadas, and B. Lin, "A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits," ACM/IEEE Design Automation Conf., pp. 12-17, 1994.
  4. R. Burch, F. N. Najm, P. Yang, and T. N. Trick, "A Monte Carlo Approach for Power Estimation," IEEE Trans. on VLSI systems, vol. 1, No. 1, pp.63-71, March 1993. https://doi.org/10.1109/92.219908
  5. A. Papoulis, Probability, Random Variables, and Stochastic Processes, 3rd Edition, New York: McGraw-Hill, 1991.