Abstract—This paper deals with the design and implementation of a Clock Gating Aware Low Power Arithmetic and Logic Unit that has been developed as part of low power processor design in the platform Xilinx ISE 14.2 and synthesized on 90nm Spartan-3 FPGA. Clock power contributes 45-60 percent of total dynamic power. Hence, clock power reduction is necessary in low power design. In this paper, we analyze theoretical 93.75% clock power reduction in ALU using clock gating techniques. On simulator, we achieved 88.23% clock power reduction using latch based clock gating and 70.58% clock power reduction using latch free clock gating.
Index Terms—Clock gate, ALU, FPGA, LUT, clock power, register transfer level, dynamic power, leakage power
The authors are with the Indian Institute of Information Technology, Gwalior and Centre for Development of Advanced Computing (CDAC), Noida, India (e-mail: gyancity@gyancity.com, manishapattanaik@iiitm.ac.in).
[PDF]
Cite: Bishwajeet Pandey and Manisha Pattanaik, "Clock Gating Aware Low Power ALU Design and Implementation on FPGA," International Journal of Future Computer and Communication vol. 2, no. 5, pp. 461-465, 2013.
